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A specific request fo r development of a short-range, low 
capacity digital mic r owave transmission system has been 
received from the South African Dept. Posts and 
Telecommunications. Th e aim of this project is to initiate 
development work by determining the optimum system 
configuration and mod u lation technique to meet the design 
specifications. In add i tion, it is proposed to develop and 




may be performed in order to assess the 
scheme's feasibi 1 ity in this specific 
First, a review of exi s ting digital modulation techniques is 
made, followed by a comparative evaluation of the various 
schemes with regar d to certain important operating 
parameters. This is followed by a detailed look at the 
specifications of the data-link we have been requested to 
develop. Next, a selec t ion of the system configuration and 
modulation technique i s made, taking into account advantages 
of various schemes, as well as problems envisaged. The rest 
of the project involve s the practical realisation of various 
I.F. and modulator / demodulator elements required for 
performing tests in which R.F. data transmission employing 
the selected . modulat i on scheme is simulated. Finally, a 
detailed description of the simulation tests which can be 
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CHAPTER 1 Review of Modulation Techniques for Digital Radio 
1.0 Introduction 
1.1 Modulation Schemes 
1.1.1 Amplitude Modulation 
(a) Double Sideband <DSB> 
(b) Double Sideband - Supressed Carrier <DSB-SC) 
(c) Single Sideband <SSS) 
(d) Vestigial Sideband <VSB> 
(e) Quadrature Amplitude Modulation (QAM> 
1.1.2 Frequency Modulation <FM> 
(a) Frequency Shift Keying <FSK) 
(b) Continuous Phase FSK <CP-FSK) 
1.1.3 Phase Modulation 
(a) Binary Phase-Shift Keying <BPSK) 
(b) Quadrature Phase-Shift Keying 
(c) Offset-Keyed QPSK <OK-QPSK) 
1.1.4 Hybrid Modulation Schemes 
(a) Amplitude and Phase Shift Keying <APK> 
1.2 A Comparative Evaluation of Modulation Scheme 
Performance 
1.2.1 Bandwidth Efficiency 
1.2.2 BER vs. Eb/No Performance in an Additive White 
Gaussian Noise <AWGN) Environment 
1.2.3 Effects of Adjacent Channel Interference 
1.2.4 Effects of Delay Distortion 
1.2.5 Effects of Fading 
1.2.6 Sensitivity to Errors in Local Reference 
1.2.7 Effects of Non-Linear Amplification 
















2.3 Design Priorities 
CHAPTER 3 System Design Considerations 
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3.3 R.F. Transmission 
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3.3.2 Minimum Received Signal Level Required 
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3.3.4 Propagation Losses 
3.3.5 Fade Margin 
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4.1 Simulation Strategy 
4.2 Modules Required 
4.2.0 Pseudo-random Sequence Generator 
4.2.1 MSK I.F. Synthesizer 
4.2.2 I.F. Amplifier and Filter 
4.2.3 Demodulator-Detector 
CHAPTER 5 Developing Transmitter Simulation Modules 
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5.1.1 Line Receiver 
s.1.2 Feedback Shift Register CF.s.R.) 
5.2 MSK I.F. Synthesizer 
s.2.1 Line Receiver 
s.2.2 Differential Encoder 
5.2.3 Voltage Controlled Oscillator CVCO> 
5.2.4 Differential Encoder - VCO Interface 
CHAPTER 6 Developing Receiver Modules 
6.0 Introduction 
6.1 I.F. Amplifier and Filter 
6.1.1 Amplifier Requirements 
6.1.2 Filter Requirements 
6.1.3 Amplifier/Filter Stage Configuration 
6.1.4 Amplifier Stage Modules 
6.1.4.1 Low Noise Amplifier <LNA> 
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6.2 Carrier and Clock Synchronisation 
6.2.1 Phase-Lock-Loop <PLL) Design Criteria 
6.2.2 PLL Characteristics 
6.2.3 PLL Sub-Modules - Circuitry and Performance 
6.2.3.1 The Phase-Discriminator 
6.2.3.2 The VCO 
6.2.3.3 The Active Filter 
6.2.3.4 Frequency-Doubler + n/2 Radian Phase-
Shifter 
6.2.4 Lock Indicator 
6.2.5 Producing a Clock-Signal at the Receiver 
6.2.s.1 Mixer Realisation 
6.2.s.2 Filter Design 
6.2.6 Producing Weighted Quadrature Carriers 
6.2.6.1 Summing-Point Realisation 
6.3 Demodulator-Detector 
6.3.1 Down-Conversion Mixers 
6.3.2 Detection Filters 
6.3.3 Threshold Detector 
6.3.4 Channel Differential Decoders 
6.3.5 Bit-Interleaving Network 
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CHAPTER 7 Simulation Tests 
7.0 Introduction 
7.1 Test Equipment 
7.1.1 Noise and Interference Test Set 
7.1.2 Digital Transmission Analyser 
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7.2.2 BER vs. Eb/No and BER vs. C/I Tests 
7.2.3 Measuring BER Performance under Fading 
Conditions 
7.2.4 BER vs. Bandwidth Limitation Performance Test 
APPENDIX A 
Investigating The Effects On MSK Performance Of Variations 
I 
In Modulation Index 
A.O MSK Demodulation 
A.1 The Effect Of Incorrect Modulation Index On MSK 
Demodulation 
A.1.0 Manifestation of Phase Errors in Producing Bit 
Errors 
A.1.1 Reducing the Probability of Long Strings of 
"marks" or "spaces" in the Transmitted Bitstream 
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REVIEW OF MODULATION TECHNIQUES FOR DIGITAL RADIO 
1.0 Introduction 
The search for methods of transmitting information at higher 
speeds across a bandlimited channel has a long history.In 
1898 Gulstad [1.lJ developed a means of detecting telegraph 
signals which had been transmitted at twice the normal 
dotting rate ••• a procedure known as "double dotting".In 
1928 Nyquist produced his paper ''Certain Topics In Telegraph 
Transmission Theory" [1.2J in which he developed the 
theoretical foundation for transmission of telegraph signals 
over a bandlimited cable with zero intersymbol interference. 
In later years, computer communication requirements led to 
renewed interest in bandwidth efficient digital transmission 
techniques.In 1962 and 1963 Lender [1.3,1.4J discovered the 
concept of correlative transmission techniques and presented 
the analytical basis for "doubinary" transmission. The 
doubinary concept, also dubbed "partial response", was 
generalised by Kretzmer [1.S,1.6J in 1966. During this era 
most research focussed on optimising data transmission 
through existing analog voice channel facilities. 
Today the trend is toward digital communication systems 
capable of efficient simultaneous transmission of digital 
source information, digitized voice channels, digitized 
television and other analog sources which have been 
converted into the digital transmission format. Consequently 
much attention has been paid in recent times to developing 
new and improved modulation techniques for bandwidth 












The work of Nyquist, Lender, Kretzmer and many others form 
the theoretical basis for the design of bandlimited digital 
radio systems. However, in applying these concepts to the 
radio channel, several additional factors must be 
considered. Co-channel and adjacent channel interference, 
pulse-shaping filters, and contending with non-linear power 
amplification are some of these. 
It is intended in this chapter to provide a broad 
description of the various modulation schemes applied in 
modern digital radio systems, as well as a performance 
comparison of these schemes subject to factors such as co-
channel and adjacent channel interference, pulse-shaping, 
non-linear amplification etc. 
The general form of a digital radio system is shown in 
Fig.1.0 where the position of modulator and demodulator/ 
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Fig.1.0 SIMPLIFIED SCHEMATIC OF A DIGITAL RADIO SYSTEM 
1.1 Modulation Schemes 
Amplitude modulation <AM), frequency modulation <FM) and 
phase modulation <PM> are the three fundamental modulation 
techniques. All other modulation schemes are either variants 












1.1.1 Amplitude modulation 
In Amplitude-Shift-Keying <ASK) the signal information is 
conveyed via amplitude variation of the modulated signal. 
The technique is therefore inherently susceptible to noise 
and has the disadvantage of a fluctuating signal level 
which can cause poor performance in the prescence of 
fading. Non-linear amplification of any signal exhibiting 
AM has the effect of generating additional sidebands, 
thereby causing spectral spreading of a band-limited AM 
signal. 
(a) Double Sideband CDS8) is the simplest form of AM; 
fosa(t) = A[l+mCt)JcosCwct) •• • (1.0) 
2 
Where: mCt) = modulating signal 
We = carrier f~equency [rad/sJ 
CA) (8) 
P(w) 





CA) NRZ DATA PATTERN <m(t)) 
(8) DS8-MODULATED NRZ DATA SIGNAL 
SPECIAL CASES: 1. For 100% modulation of an NRZ data-
stream, mCt> = ·-1 which yields On-
Off-Keying COOK> modulation. 
2. m(t) = m-level PAM <Pulse-amplitude 
modulation) signal yields Multiple-













Fig. 1.2 OOK SIGNAL WAVEFORM 
DETECTION: Coherent or incoherent. Advantage gained by 
coherent detection of DSB signal is small in relation to 
the increase in complexity over incoherent detection. 
Cb) Double Sideband - Supressed Carrier CDSB-SC) AM has 
improved power efficiency due to supression of the 
carrier which conveys no information. 
f o s e - s c ( t ) = Am ( t ) C 0 S (We t ) • • • ( 1 • 1 ) 
SPECIAL CASES: 1. m<t> = 0 or 1 yields OOK once again 
2. m(U = • -1, i.e. NRZ datastream, 
produces Binary Phase-Shift Keying 
CBPSK> - see section 1.1.3 
3. m<t> = m-level PAM signal again yields 
a form of MASK. 
DETECTION: Coherent. 
Cc) Single Sid band CSSB> AM has improved bandwidth 
efficiency over OSB-SC by supression of one redundant 
sideband <usually by means of a sharp cut-off bandpass 
filter). The SSB signal can be represented as: 
f I I b ( t ) = A[ m ( t ) c 0 s (We t ) +M ( t ) sin (We t ) ] • • • ( 1 • 2) 
Where: M<t> = Hilbert transform of 
/ 
message signal m(t), i.e. to produce 
MCt) every frequency component in m(t) 












Vetos<w-P>t + V!!Cos<w+P>t 
Fig. 1.3 SCHEMATIC OF AN SSB MODULATOR 
Note:Since retarding every 
by 90 degrees is not 
frequency component in m(t) 
the same as a constant time 
(A) 
delay, clearly this realisation of an SSB 
modulator is only feasible for m(t) sinusoidal. 
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Fig. 1.4 POWER SPECTRAL DENSITY FUNCTIONS OF : 
CA) BASEBAND NRZ DATASTREAM m(t) 
CB) DSB-SC SIGNAL 
CC) SSB SIGNAL PRODUCED BY 
PASSING THE DSB-SC SIGNAL 












A Nyquist filter bandwidth of fb/2 (fb=l/Tb) for SSB 
signals implies a spectral efficiency (for ideal 
filtering) of 2 bits/s/Hz. 
DETECTION: Coherent. 
(d) Vestigial Sideband <VSB) AM is a compromise in 
bandwidth efficiency and detection simplicity between 
SSB and DSB. VSB is generated in the same way as SSB, 
but instead of using a sharp cut-off bandpass filter, a 
filter with a smooth roll-off is used in order to retain 
a vestige of the second sideband and carrier. Incoherent 
detection is thereby facilitated. Bandwidth efficiency 
is of course sacrificed in this way. 
DETECTION: Coherent or incoherent. 
(e) Quadrature Amplitude Modulation (QAM) is produced by 
adding two DSB-SC signals which have been modulated by 
carriers which are in phase-quadrature with one another. 
fu" (t). - A[m1 (t)cos<wc U+me (t)sin(wc t) J •• • (1.3) 
I 
Q 
Fig. 1.s SCHEMATIC OF A QAM MODULATOR 
For 4-ary 
transmitted 
1 0 g2 4=2 bits 
QAM there are 
symbol. Each 
of information. 
4 possible states for every 
symbol therefore conveys 












means a Nyquist bandwidth of fb/2 Hz, implying a 






Fig. 1~6 POWER SPECTRAL DENSITY OF; 
(A) BASEBAND RANDOM BINARY DATASTREAM 
<B) I- OR Q-CHANNEL SIGNALS OUTPUT FROM THE 
SERIAL/PARALLEL CONVERTER 
CC) TOTAL QAM SIGNAL 
SPECIAL CASES: 1. m1 <t> and ma <t>are independent binary 
data signals (i.e. 4-ary QAM>. If this 
is true, QAM attains the bandwidth-
and power-efficiency of SSB without 
the stringent filtering requirements. 
2. ma ( t ) = Hi 1 be rt t rans form of m1 ( t ) • 
For this case QAM reduces to SSB. 
3 • m1 ( t ) an d ma ( t ) a r e t h r e e - 1 eve 1 
duobinary signals (+1,-1,0> encoded to 
minimise intersymbol interference 
<IS!) caused by filtering. This 
results in Quadrature Partial Response 













4 • m 1 ( t ) an d me ( t ). t a k e v a l u e s • - 1 ( i • e • 
NRZ datastream) yields Quadrature 
Phase-Shift Keying CQPSK> modulation -
see section 1.1.3. However, these two 
techniques are Q!lL:i identical when 






any errors in phase-
detector result in 
interference between the I- an~ Q-channels. 
1.1.2 Frequency Modulation <FM) 
In FM schemes, signal information is conveyed via 
frequency variation of the modulated signal. In analog 
communication FM is preferred to AM due to resulting noise 
advantages. There are additional reasons for using FM for 
data communication. Among these are the simple 
implementations of modulators and detectors. 
(a) Frequency Shift Keying CFSK> modulation of a binary 
signal is the simplest form of FM. The modulated signal 
shifts abruptly between two distinct, fixed frequencies 
to convey the bit-pattern of the input datastream. 
f F a K ( t ) = Ac o s (We + - d w) t • • • ( 1 • 3) 
Where: +or - applies if bit is 0 or 1 respectively 
and: dw is the constant angular frequency offset from 
carrier frequency we. 
Let we+dw=wo and we-dw=ws 
then df=Cwo-ws)/2n is the frequency deviation. 
CNote:df<<we/2n) 













h = df .Tb ••• Cl.4) 
Where: Tb is the symbol duration <= 1/bit-rate for 
binary schemes) • 
INPUT BI TSTREAM 1---1--LJ---1!11-~tj~---1,___--&-LJ-+[-t .f'M I 
1---l ... 
f,i'> 1 
f, f1 f, .fl f, 
FSK WAVEFORM M~n/\ n~n~lV\ no~OI¥: . ~mrn\Juu~u\:n~v~ t 
t---1 
Tb 
Fig. 1. 7 FSK SIGNAL CORRESPONDING TO A BINARY DATA 
SIGNAL 
The relationship between the spectrum of an FM signal 
and that of it's corresponding baseband signal is not as 
simple as was the case for AM. However, an FSK signal 
spectrum may be derived by means of the following simple 
approach: 
The binary FSK signal can be represented as the sum of 
two OOK signals; one at fo <the "spaces" in the input 
bitstream) and the other at ft <the "marks" in the input 
bitstream). Since each OOK signal has a spectrum with a 
(sin x)/x shape shifted to the respective carrier 
frequency (see Fig. 1.4), the FSK spectrum would be the 












Fig. 1.8 BINARY FSK SPECTRUM 
The bandwidth between the first zeros of the FSK · 
spectrum <as shown in Fig. 1 .a> is: 
BW = f o - f 1 + 2/Tb 
= f o - f 1 + 2fb for binary FSK. 
M-ary FSK or MFSK systems are an extension of the above 
principles where the binary input datastream is first 
converted to an m-level PAM signal. 
DETECTION: Coherent or incoherent. 
(b) Continuous phase FSK <CP-FSK) is a modified version 
of FSK in which abrupt phase-changes at the bit 
transition instants are avoided. Amplitude Modulation 
<which can cause spectral-spreading in systems 
exhibiting AM-7PM) generated at these phase 
discontinuities is thereby avoided. Since the phase QJ(t) 
is a continuous function 
continuous and has thus 
pulsed signal. Rapid 
efficiency result. 
of time, the signal itself is 
lower spectral sidelobes than a 
spectral roll-off and improved 
If the phase-coherent binary CP-FSK signal is narrow-
band e.g. at I.F. or R.F. then we may describe it by 
it's pre-envelope uCt) [1.9-pp 40-42]. 
u ( t ) = exp • j {TT ( f o + f 1 ) t +0 < t ) } • • • < 1 • 6) 











Where the phase function 0(t) is continuous if the FSK 
is phase coherent. 
Comparing (1.6) with the pre-envelope of a space: 
Un•c.Ct) =exp. j{2rrfot+0(0)} CO ~t ~T) ••• (1.7) 
gives: 
0CT) - 0(0) = ir<ft -fo >T = irh 
where h = dfT is the frequecy deviation ratio and T is 
the symbol duration <= 1/(bit-rate) for binary schemes). 
A space therefore increments the phase by rrh and 
conversely a mark decrements it by rrh. After S spaces 
and M marks, i.e. at time <S+M)T, we have a total phase-
shift: 
0{(S+M>TJ-0{0) = CS-M>rrh ••• Cl.8) 
[ 1 .10] 
21Th 
- '!Th g 
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The phase is an even Codd) multiple of uh when CS+M) is 
even Codd). The phase at all other times is obtained by 
linear interpolation. 
SPECIAL CASES: Three cases of coherent FSK with small 
frequency deviation ratio h have recieved particular 
attention. 
( 1) FSK with h=l,O, described in detai 1 by Sunde 
(1.11] has the disadvantage of using signal power 
inefficiently by transmitting carrier power at 
frequencies f o and fl • 
<2> FSK with h=0,71, 
(1.12] is claimed 
conditions. 
studied extensively by Tjhung 
to be optimum under certain 
(3) FSK with h=0,5 Cal so called Minimum Shift Keying 
CMSK) or Fast FSK> has been singled-out as a good 
example for band conservation (1.13]. It is 
claimed to have an optimal decision structure, 
relatively simple receiver synchronisation 
requirements and an error performance about 3d8 
better than conventional FSK [1.lOJ. The optimal 
decision structure arises from the following: As 
mentioned already, the phase at times that are odd 
<even) multiples of Twill be odd (even) multiples 
of uh. For the case h=0,5 this means that, since 
all phases are modulo 2n, the phase can take only 
the two values •- n/2 at odd times and only the 
two values 0 or TI at even times. 
"Since each new bit is offset either +90 or -90 
degrees from the previous bit, adjacent bits are 
phase-orthogonal and can be detected without ISI 
even though adjacent symbols overlap 50% of the 
time. This permits the use of symbols lasting 
twice the bit period, reducing occupied bandwidth. 
Note that in MSK the symbols are cosine-weighted 












form a constant amplitude signal. Although MSK is 
a special case of two-frequency FSK, the overall 
result is the same as that for a double binary 
system using the alte~nate transmission of two 
overlapped phase-quadrature channels. Such a 
system could theoretically operate in the same 
Nyquist bandwidth as QPSK. However, due to the 
const~nt-amplitude constraint on MSK requiring 
cosine-weighted symbols, bandwidth is slightly 
more than twice the Nyquist bandwidth for 4-level 
systems. Thus MSK may be regarded as either a 
less-than-ideal (but typical> 4-level system, or a 
nearly-ideal 2-level system. 11 [1.14J 
"Because phase-shifts are precisely controlled in 
MSK, coherent phase detection can be employed in 
MSK systems to provide the same error-rate as for 
PSK instead of the relatively poor performance 
usually associated with FSK s.ystems." [1.14J 
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Fig. 1.10 MSK MODULATOR MODEL: CA> SCHEMATIC 
<B> SIGNALS 
CC) PHASOR SEQUENCE 
As described by deBuda (1.10], the case of FSK 
with h=0,71 is 
decision interval 




for a detector 
the bit duration 
index FSK retains 
useful phase information beyond the time of bit 
transmission. By extending the detector decision 
interval to 2Tb, MSK takes maximum advantage of 












MSK is more power-efficient than CP-FSK <h=l,0) 
since for MSK no power is transmitted at 
frequencies fo or ft, leaving more power 
available for signalling. A relatively simple 
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Fig. 1.11 POWER SPECTRAL DENSITY OF MSK AND OFFSET-
QPSK [1.18J 
1.1.3 Phase Modulation 
(a) Binary Phase-Shift Keying CBPSK) is the simplest 
form: 
f P 8 K ( t ) = AC 0 S ( We t + fll ( t ) J • • • ( 1 • 9 ) 
Where: Ql(t)=O Cl/P bit = "1 11 ) 
Ql(t)=TT Cl/P bit = 11 0") 
As mentioned in section 1.1.l(b) the above expression is 
equivalent to: 
foss-sc Ct) = Am(t)COSWc t 












(b) Quadrature Phase-Shift Keying (QPSK> conveys 
information by encoding two bits at a time into one of 
four possible carrier phases spaced n/2 radians apart. 
f&PsK <t> = Acos[wc t+0(t)J ••• (1.10) 
-------------------------~---------

























<B> CORRESPONDING SIGNAL-STATE SPACE DIAGRAM 
As shown in Fig. 1.12, the QPSK modulator is implemented 
by BPSK modulating two phase-quadrature carriers with 
the MSB and LSB respectively of each input bit pair. 
' f Q p 8 K ( t) = A[ m" s B ( t) c 0 SWc t + mL s B ( t ) s i nwc t ] 
<For m(U = ·-1> 
Page (16) 











The form of the QPSK power spectral density function is 
identical to that of the individual orthogonal BPSK 




Fig. 1.13 QPSK SPECTRUM 
w 
Hence a spectral efficiency of 2 bits/s/Hz is 
theoretically possible for QPSK for ideal Nyquist 
filtering. However, using the FCC definition of 
bandwidth as that containing 99% of total signal power, 
the channel bandwidth must be extended to approx. the 
-13d8 point. i.e. BW-tJde = 1,92 • Min.SW 
That is, a practically obtainable spectral efficiency is 
approx.· 1,04 Bits/sec./Hz. 
Note however, that the phase of the QPSK (and BPSK> 
signal can shift abrupt 1 y by TT ·radians. This is 
equivalent to 100% · AM and causes sideband regeneration 
when the signal is passed through non-linear circuit 
elements. 
(c) Offset-Keyed QPSK <OK-QPSK> is a modified version of 
QPSK where the Q-channel is shifted by Tb/2 seconds 
relative to the I-channel. Consequently, when the I- and 
Q-channels are added together, the resulting signal can 
shift abruptly bYlV'2. radians at most. <But shifts can 
occur every Tb/2 seconds, compared to every Tb seconds 
for QPSK>. This scheme offers advantages over QPSK with 
































See Fig. 1.11 for power spectral density of OK-QPSK. 
Coherent detection is by definition essential for any 
phase modulation scheme. Most techniques for derivation 
of the phase-coherent carrier at the receiver result in 
u radian phase ambiguities. In order to solve this 
problem, two special forms of PSK have been developed: 
Cl) Differentially-Encoded PSK <DE-PSK> conveys 
information via transitions in carrier phase (e.g. 
no transition= 11 111 , transition= 110"). This solves 
the ~robl~m of u radian phase 
since a decision error on the 
ambiguity. However, 
current bit induces 
another error on the subsequent bit, performance of 
DE-PSK is slightly inferior to that of PSK. 
<2> Differential PSK <DPSK> is another scheme in which 
informatin is differentially encoded. However, 
unlike DE-PSK, no coherent phase-reference is 
extracted at the detector. Here the signal from the 
previous bit-interval is used as a phase-reference 
for the current interval. Since the phase-reference 
signal is not smoothed over many bit-intervals, 
performance of DPSK is worse than that of DE-PSK. 











1.1.4 Hybrid modulation Schemes 
A 
B 
(a) Amplitude and Phase-Shift Keying <APK> is an AM/PM 
hybrid scheme. 
I v• 
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Fig. 1.15 <A> 16-ARY APK MODULAroR SCHEMATIC WITH 
ASSOCIATED WAVEFORMS 
(8) CORRESPONDING SIGNAL-STATE SPACE DIAGRAM 
As can be observed from Fig.1.15(8),for 16-ary APK there 
are 16 possible states for every transmitted symbol. Each 
I 
symbol therefore conveys Lo9216=4 bits of information. 
These .symbols are transmitted at a rate equal to 1/4 times 
the bit-rate. For ideal Nyquist filtering this implies a 












As the name APK suggests, symbols are identified by phase-
as well as amplitude-values. Note that a symbol may take 
one of 3 different phase values per quadrant, as well as 3 
different amplitude values. This causes difficulties in 
detection of m-ary APK. 
1.2 A Comparative Evaluation Of Modulation Scheme 
Performance 
1.2.1 Bandwidth Efficiency 
According to Oetting [ldSJ, for-·frequencies far from the 
centre frequency (i.e. large Cf-fc)T), the spectrum of AM 
and PM signals falls-off as f- 2 , while that of CP-FM 
signals falls-off as f- 4 • This can be confirmed by 
considering that all AM signal spectra are similar in 
shape to the baseband spectra, merely having the centre 
frequency shifted from f=O. These spectra will 
consequently have power spectral density functions of the 
form Csinx/xl 2 , similar to that of the baseband random 
binary data signal. This is lso true for BPSK which is 
merely a special form of DSB-SC. Since addition of two 
similar signals in phase-quadrature does not affect the 
shape of the power spectral density function, we can 
conclude that a Csinx/x) 2 form of power spectral density 
function is true for all AM and PM signals. Determining 
the spectral density of FM signals is more difficult. We 
can however observe the f- 4 spectral fall-off by examining 
the power spectral density function of MSK: 
G" 8 K ( f ) = 8 pc Tb ( 1+c0 s 4 Tr f Tb ) • • • . ( 1 • 12) 
rr 2 C1-16Tb 2 f 2 ) 2 
while that for OK-QPSK is: 













~ ·-r·- .__ -· -- I-· I-· I- - -··- -· 
0 
':' 0 1.0 2,0 ),O 4.o 5.0 . 6.o a.o 9.0 
(P - Pc)T - NOft)!Al.IZED PREQUE?lCY OFFSET PROM CARRIER (HZ/BIT/SEC) 
10.0 
Fig. 1.16 POWER SPECTRAL DENSITIES OF MSK AND OK-QPSK 
(1.16] 
One may note the width of the 
spectrum is 1,5 times greater than 
spectrum. A good measure of the 
main lobe of the MSK 
that of the OK-QPSK 
"compactness" of the 
spectrum of a paricular modulation scheme 
"f ract i ona 1 out-of-band power" Poe defined as: 
Poe = 1-[-eJ8 G(f) df] • • • (1.14) 
[ f 'A G < f > d f J ..... 
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Fig. 1.17 FRACTIONAL OUT-OF-BAND POWER [1.16] 
One should note that the 
assumes that these PM 
transitions to occur. If 
f- 2 fall-off of PM signal spectra 
systems permit abrupt phase-
phase-transitions can be made to 
occur more smoothly, improved spectral characteristics may 
be achieved. Modifications can also be made to AM schemes, 
where a type of continuous-phase AM also exhibits a 
spectrum that falls-off as f- 4 [1.17J. Post-modulation 
filtering can always be used to.reduce sidelobes, but with 
a consequent degradation of performance. 
1.2.2 BER vs. fa/No Performance In An AWGN Environment 
Table 1.1 [1.15] provides a comparison of bandwidth 
efficiency or "signalling speed 11 (equal to fb /W, where fb 
is the data rate and Wis the I.F. bandwidth.) Also listed 
in Table 1.1 is the corresponding Eb/No required to 












Ratio <BER> <10- 4 for the particular modulation scheme 
(i.e. degrading effects of finite bandwidth are included.) 
Note: 
fa /No = CC/N) .Bn /fb • • • (1.15) 
Where: Eb = Average energy per bit = CTb 
f b = Bit rate = l/Tb 
Tb = Unit bit duration 
c = Average carrier power 
N = Total noise power 
No = Noise power spectral density 
Bn = Receiver noise bandwidth 
Eb /No is preferred to C/N for comparison of different 













TYPE MODULATION SCHEME : SPEED REF.: 
: < b/ s/Hz) : <dB) 
:------:--------------------------:--------:-------:-----: 
















FM :FSK-Noncoherent Detection 0,8 11'8 1. 20: 
(h=l,0) I ... I 
:cP-FSK-Coherent Detection 
<h=0,71) 
:CP-FSK-Non-Coherent Det. 1'0 11, 2. 1.12: 
Ch=O, 71) 
:MSK Ci. e. h=0,5) 1'9 9,4 1.21: 
:MSK-Differential Encoding 1'9 10,4 1.21: 
:------:--------------------------:---~----:-------:----~: 
PM :BPSK-Coherent Detection 0,8 9,4 1.12: 
lDE-BPSK 0,8 9,9 1.12: 
:DPSK 0,8 10,6 1. 22.: 
:QPSK 1'9 9,9 1.23: 
lDQPSK 1'8 11,8 1.24: 
:oK-QPSK 
:8-ary PSK-Coherent Det. 2,6 12,8 1.23: 
:16-ary PSK-Coherent Det. 2,9 17,2 1. 25·: 
:------:--------------------------:--------:-------:----~: 
lAM/PM l16-ary APK 3' 1 13,4 : 1.25: 
TABLE 1.1 RELATIVE SIGNALLING SPEEDS OF REPRESENTATIVE 
MODULATION SCHEMES 
At this point it is obvious that the schemes displaying 

















6. M-ary PSK <M> OR = 8) 
7, APK 
Although M-ary PSK and APK performance is exceptionally 
good, these techniques require demodulator/detectors which 
are an order of complexity higher than those for the other 
modulatiori techniques listed above. Consequently, we shall 
limit our attention at this stage to techniques 1-5. 
Remembering that QPSK and QPR can be regarded as special 
forms of QAM <as noted in section 1.1.l(e)), it is 
important to notice the similarity also between OK-QPSK 
and MSK. Examining figures 1.10 and 1.14 it becomes 
apparent that MSK can be regarded as a special case of OK-
















:it"' "'"' "' "' "" ... ~ ~-~ a:~~ .. ~
m ~.I ~.!..!. * * 
10. !. l \ 
\ . \ \ 
\\ \ \ . \ \ 
10 ·• \\ \ \ . \ \ \ \ \ . \ \ 
\\ \ 10-• \ 









(CAMI , \ 
\ 
\ \ \ 16-APK 
Clau I• \ I°' 16 QAM 
10-1 
QPR \ \ '/ --











, I I 
\ ~ I I 
' I I 10-• \ : I I I 
' I I 
\ : I Eb/~. I 
10-10 ' I I 
6 8 10 12 14 16 18 20 22 24 26 
Fig.1.18 BER vs. Eb/No FOR QPSK CQAM>, QPR, MSK, OK-QPSK 
[1.8 p.71, 1.18 Fig. 15J 
Both MSK and OK-QPSK achieve the matched-filter coherent 
detection BER performance of antipodal PSK on linear, 
infinite bandwidth, White Gaussian Noise CWGN), perfect 
reference.channels. However, if either an MSK or OK-QPSK 
waveform is band-limited and then hard-limited, the degree 
of regeneration of filtered sidelobes is less than is the 
case for conventional QPSK. (1.19] 
Another observation which has been made for a channel 
containing a hard-limiter is the following: Both MSK and 
OK-QPSK require a certain critical bandwidth. For narrower 
channels, performance rapidly degrades due to intersymbol 
interference and pulse distortion. BER performance of MSK 
is found to be superior to that of OK-QPSK only when the 












data-rate. [1.16J This is due to the broader main lobe of 
the power spectral density of MSK as compared to OK-QPSK. 
<See Fig. 1.16). 
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Fig. 1.19 MSK AND OK-QPSK Eb/No PERFORMANCE DEGRADATION 
W.R.T. IDEAL ANTIPODAL PSK AS A FUNCTION OF 
CASCADED FILTER NOISE BANDWIDTH WITH ERROR 
PROBABILITY AS A PARAMETER [1.16] 
For a channel containing an AM/PM system element rather 
than a hard-limiter, Poza and Berger [1.20J report that 
the Eb/No advantage of MSK over OK-QPSK extends to 
slightly narrower bandwidths than the 1,1 • fb crossover 
bandwidth for the hard-limiter case. 
1.2.3 Effects of Adjacent Channel Interference 
Performance degradation due to the prescence of an in-band 
interferer is another feature for comparison of the 
different modulation schemes. A measure of this is the 
"s y s t em g a i n d e g rad at i on 11 , i • e • t h e ad d i t i on a 1 Eb I No 
required to maintain a specified BER for a given carrier-













the nature of the interfering signal in terms of it's 
"Peak Factor" PF where: 
PF = Peak value of interfering envelope 
Mean-square value of interfering envelope 
Once a suitable modulation scheme has been chosen, the 
receive filter is specified to ensure that within the 
preassigned channeling plan, adjacent channels are 
sufficiently supressed. A frequently used figure for the 
permissible gain degradation resulting from 
channel interference is about ldB. 
P!el 
11 13 15 
A-CIR•-. 
B -CIR• 20dB, PF• 3dB 
C - CIR• 20 dB, PF• 7.5 dB 
D-CIR•15dB, PF•3dB 
E - CIR • 15 dB, PF • 7.5 dB 
PF • Peak factor of the Interfering 
wave • ratio of peak value of 
interference envelope to mean 
square value of envelope 16.6) 
17 19 21 
CNR (dBi 
adJacent 
Fig. 1.20 QPSK PERFORMANCE IN THE ADJACENT-CHANNEL 
INTERFERENCE ENVIRONMENT OF TWO INTERFERERS 
[1.8 p.131] 
1.2.4 Effects of Delay Distortion 
Most delay distortion observed on line-of-sight radio 
links is introduced by the radios and not the channel. If 












modelled by passage of the transmitted signal through a 
linear filter, then: 
GROUP DELAY = -d0/dw 
=-derivative of filter 
phase-freq. characteristic 
For no distortion of the modulated signal, we require: 
Group Delay= Constant (i.e. -d0/dw = canst.) 
i.e. 0 = wt&ROUP + c 
For linear distortion: Group delay= Aw+ B CA,B canst.) 
For quadratic distortion: Group delay = aw2 + bw + c 
(a,b,c canst.) 
Some modulation schemes are severely affected by one type 
of distortion and not the other. This is clearly shown in 
Table 1.2 which lists performance of different schemes, 
taking the case for which maximum differential delay 
(relative to mid-band delay) is equal to the symbol 
duration. Performance of four of the five modulation 
techniques on which we have focussed our attention are 
shown to be identical, with QPR displaying 
performance degradation 
distortion. 



































1.2.s Effects of Fading 
Fading may be caused by: (a) Two resolvable multi-path 
components. 
(b) A large 
amplitude 
number of equal 
multi-path 
components. 
For case Ca), the signal from the secondary path may be 
regarded as an in-band interferer and relative performance 
of the different modulation techniques can be obtained 
from section 1.2.3. 
For case (b), it has been found that the "cumulative 
amplitude distribution" of deep fades: 
P<v<L> oc L2 where: 
v = envelope voltage of the randomly fading signal 
normalised to it's unfaded level 
L = any specified reference level 
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Fig. 1.21 CUMULATIVE AMPLITUDE DISTRIBUTIONS OF FADING 
SIGNALS [1.8J 
Performance of the various modulation techniques for a 



















• For BER of 10- 2 
Assumes optimum variable threshold 
Assumes 3-bit observation interval 




















1.2.6 Sensitivity to Errors in Local Reference 
Error-rat~ performance sensitivity to noisy phase-
references for various modulation schemes has been 
investigated by Matyas [1.21J. A comparison is made of 
performance loss L, representing Eb/No required to 
overcome the noisy phase-reference effect on error-rate. 
Al IOLOGt0CX: 
a:• PHASE REFERENCE SNR 
.01+--...--.---..-~-~_,,___--+--~ 
0 10 15 20 25 30 35 
A(dB) 
Fig. 1.22 DETECTION LOSSES AS FUNCTION OF PHASE REFERENCE 
SNR Cl.21J 
The results demonstrate how both MSK and OK-QPSK benefit 
from the alignment offset between channels. This offset 
results in a decrease in average inter-channel 
interference detected by the receiver. 
"Because the decision on the received signal is based on 
integration over two bit periods during which the 
interchannel component may change by 180 degrees thereby 
effectively cancelling it's interference, error-rate 












further improves MSK relative to OK-QPSK by reducing the 
inter-channel interference component.·: (1.21) 
1.2.7 Effects of Non-linear Amplification 
As mentioned in section 1.1.2<b> carrier phase-reversals 
produced in some modulation schemes such as FSK, BPSK and 
QPSK cause envelope modulation nulls when the signal 
passes through a bandpass filter. This envelope 
fluctuation <or AM> is undesirable <as mentioned in 
section lol.1) since subsequent non-linear amplification 
enhances sideband energy, increases adjacent channel 
interference and causes AM/PM distortion effects! Both MSK 
and OK-QPSK avoid phase-dicontinuities by staggering the 
I- and Q-channels,producing a constant-amplitude phaser. 
1.2.8 Cost and Complexity 
Cost and complexity of implementing any modulation scheme 
is very dependent on how the system as a whole is to be 
realised. Once an evaluation can be made, the result may 
point so favourably in the direction of a certain 
technique, that the advantage in cost could outweigh any 
deficiencies associated with the particular scheme. The 
overall evaluation approach then alters to one of 
assessing the extent to which system performance is being 
sacrificed by opting for the cheaper scheme. 
1.3 Conclusions 
The choice of modulation technique has been narrowed-down to 
a short-list of 5 schemes. At this stage it is impossible to 
say which of these will best meet our requirements, as a 
final assessment can only be made when details regarding the 
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DATA LINK SPECIFICATIONS 
2.0 Introduction 
From the start it has been clear that a system acceptable to 
both local and overseas telecommunications authorities will 
need to meet the respective specifications of both, as well 
as international regulations such as those of the Federal 
Communications Commission <FCC> .and International Radio 
Consultative Committee <CCIR). This has resulted in the 
final specification comprising the most stringent elements 
extracted from all of the above. In addition, a limited 
flexibility on the part of the user in terms of channel 
capacity, as well as the practical problem of obtaining 
licences overseas for operation in congested 15GHz and 18GHz 
bands has led to modifications of the original 
specification. 
2.1 Specifications 
Frequency range: 21,8 to 23,0 GHz. <23 GHz band) 
R.F. Channel Bandwidth: 5,0 MHz. 
Transmission Capacity: 2,048 MBit/s FULL DUPLEX. 
Transmit. Freq. Stability: +-20 ppm. 
Transmitted Spectum: To meet mask <FCC/CCIR> <See Fig. 
2.0). 
Transmitter Power: 21,7 dBm. < 150mW> 
BER: < 1 o- 7 • 
AGC Range: 50 dB. 
Antenna Size: 60 cm. 
Range: 100 m to 20 Km. 












Operating Temperatures: -10° c to +55° c 
Humidity: 95% 
Interface: HDB3 120Q balanced, all other 






System Diversity: No diversity; no 
switching. 
POWER DENSITY REFE~D TO THE NOMINAL CENTRE FREQUENCY (to l 
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Foreseen applications for the proposed data link include the 
following: 
1. Providing communication links for the Local Area Network 
<LAN). 
2. As back-up systems for PCM cable routes. 
3. As a permanent installation for communication between 
telephone exchanges and concentrators. 
4. For emergency operation during working repairs of PCM 
routes. 
2.3 Design Priorities 
Of primary importance in development of this data link is 
the minimization of final product cost. Meeting all of the 
specification requirements mentioned in section 2.2 becomes 
trivial if the system complexity and hence cost are without 
restriction. 
Another fundamental requirement is reliability and 
robustness. The equipment produced 
operate continuously for long periods 
will be expected to 
of time in outdoor 
extreme conditions. with maximum mean time between system 
failures. 
Future requirements of higher channel capacities cannot be 
excluded. The system configuration chosan must therefore be 
conducive to future expansion to higher data rates. 
The equipment must in addition be lightweight. portable and 
quick and simple to install. 












SYSTEM DESIGN CONSIDERATIONS 
3.0 Introduction 
Decisions regarding three inter-related aspects are of 
fundamental importance in developing the system to meet the 
given specifications. These are: modulation technique, 
system configuration and R.F. transmission (i.e. noise 
budget, system gain etc.). 
3.1 Modulation Technique 
3.1.0 Selection 
The decision regarding choice of modulation technique has 
been largely dominated by consideration of implementation 
cost. Any modulation scheme involving AM or PM requires 
the use of expensive microwave components such as those 
employing PIN diodes. The fact that the spectrum of a 
continuous-phase FM signal falls-off as f- 4 as compared to 
f- 2 for AM and PM Cas described in section 1.2.1> is 
another point in favour of some form of CP-FM. In 
addition, the ·-20 ppm transmitter frequency stability 
required by the design specification makes it virtually 
obligatory to use an electronically-tuned R.F. source 
locked onto a crystal oscillator harmonic. This makes an 
FM technique even more attractive, since the circuitry 
required for frequ~ncy-modulating the R.F. carrier already 
exists. 
Of the CP-FSK schemes considered in Chapter 1, MSK stands-
out as the one whose performance in terms of parameters 
such as BER vs. SNR, bandwidth efficiency etc. is 
comparable to that of expensive schemes such as OK-QPSK. 












synchronising implementation of MSK exists makes MSK an 
obvious choice. 
3.1.1 Implementation Problems Foreseen 
(a) Arranging for full-duplex operation can be a problem 
in a system employing baseband modulation of the R.F. 
carrier. This is because no reference carrier signal 
exists at the receiver, since it is baseband modulated 
for transmission in the reverse direction. <This 
reasoning assumes only one R.F. source at each end of 
the link.) Some means must therefore be devised to 
obtaih a carrier signal at each end suitable for down-
converting the received information signal. 
Cb) A fundamental requirement for MSK modulation is 
precise control of modulation index or "frequency 
deviation ratio" h (see Eqn.1.4). Variation in h will 
produce phase-shifts 0 # u/2. A theoretical analysis 
of this problem is performed in Appendix A. It 
concludes that control of the modulation index to 
within 3,6% of it's nominal value will' ensure a 
negligible contribution to the total bit errors, fo~ a 
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Fig. 3.0 VARACTOR DIODE FREQ. vs. VOLTAGE CHARACTERISTIC 
The required precision in control of modulation index 
may be difficult to achieve due to the 
frequency/voltage characteristic of the varactor diode 
to be used in the R.F. source. Variations in 
temperature which would drift oscillator frequency 
cause the locked-source control-loop to adjust the 
voltage applied to the varactor. In this way the 
operating-point shifts along the varactor freq. vs. 
voltage characteristic. As can be seen in Fig. 3.0. 
the value f/v can vary by as much as a ratio of 5:1. 
Some form of compensation or feedback will therefore 
be essential to ensure that the correct signal voltage 
vis applied at any given temperature to produce the. 
precise frequency-shift required. 
3.2 System Configuration 
Basic requirements of the system configuration are to: 












(2) Ensure image suppression, 
(3) Limit spurious transmissions. 





CTIMe slo1:s• .___ _ _. 
0,2,4 •• ) 
A 
< > 






.___ _ _, CTIMe slo1:s• 
1,3,S •• > 
In this configuration, transmission only occurs in one 
direction at a time. Each transceiver transmits in bursts, 
alternating with bursts from the opposite side. In this 
way an unmodulated carrier signal for down-conversion 
purposes is made available at the end which is receiving 
tha particular transmission burst. To ichieve the required 
continuous duplex capacity of 2,048 MBit/s therefore, 
actual transmission bursts occur at data-rates in excess 
of 4,096 MBit/s. 
Problems: 
1. No image suppression. When A transmits, the I.F. filter 
at B will admit all the difference-frequency spectral 
components output by the mixer. These include not only 
the (fo+70)-fo components, but also the (fo+140)-
(fo+70) components (which may include the frequency 












2. Duplex operation is achieved by complicated and 
wasteful means. Extensive digital control is required 
to hold the incoming 2 MBit/s datastreams in b~ffer 
stores at both ends, 11 packetise 11 the data and convert 
it into 4 MBit/s datastreams transmitted alternately in 
opposite directions for half the time. It is wasteful 
since transmission time and hence bandwidth is wasted 
during loop-turnaround. The .minimum time period 
required to achieve loop-turnaround is determined by 
the acquisition times of the phase-locked-loops CPLL> 
used in the coherent carrier extraction circuitry. The 
minimum PLL acquisition times, in turn, are fixed by 
the minimum PLL capture-range required for the 
specified transmitter R.F. frequency stability. 
3. Emissions from the receiver mixer at frequency 
fo+Cfo+70MHz.) as well as harmonic~ and intermodulation 
products thereof may 11 leak 11 back through the circulator 
(undergoing an approx. 30dB attenuation) to the 
antenna. The power-level of these spurious out-of-band 
emissions is required by FCC/CCIR regulations to be at 
least 45dB below the transmission reference level at 
































Fig. 3.2 DUPLEX BY CONTINUOUS TRANSMISSION USING DUAL R.F. 
SOURCES AT EACH END 
CA) SCHEMATIC 
<B> SPECTRUM 
Duplex operation occurs here by simultaneous transmission 
in both directions. To achieve this, an additional R.F. 
local oscillator <L.Q.) is required at each end purely for 
down-converting the received signal. 
Note that inclusion of the bandpass filter at each end 












also serve to increase to approx. 60 dB. the attenuation 
encountered by spurious emissions in the path between the 
main down-conversion mixer and the antenna. 
An additional advantage of this configuration is it's 
ability to save power if only simplex operation is 
required. This is done by placing the receiving-end in a 
11 listening-only 11 mode where the transmit L.o. is turned-
off. This is possible since it is the receive L.o. and not 
the transmit L.o. which is locked to a TCXO harmonic. 
3.3 R.F. Transmission 
3.3.0 Assum~tions 
Transmitter power Pr x = 21,?dBm ( 150 mW> 
R.F. frequency f = 23 GHz 
Range R = 20 Km 
Minimum SNR (S/Nh 1 N = 12,5 dB CMSK for BER< 10- 7 > 
(2. 1] 
Rec. Noise Fig. FREC = 12 dB 
Noise Bandwidth Bn = 2,5 MHz <SAW filter) 
3.3.1 Degradation Budget 
For a BER < 10- 1 the theoretical SNR required for MSK is 
approx. 12,5 dB. For an unprotected, non-diversity 
practical channel however, a higher SNR is required due to 
various channel imperfections. A listing of the 
degradation budget is shown in Table 3.0. Total 
degradation amounts to 3,8 dB. This is added to the 
theoretical 12,5 dB SNR requirement, bringing the 












SYSTEM IMPAIRMENT : DEGRADATION : 
:--------------------------------------~--:-------------: 
: 1.Modem Imperfections 
: (a) Phase <mod. index) errors at the 
modulator. 
: (b) Intersymbol interference 
l(c) Carrier recovery phase noise [1.21J 
:Cd) Jitter (incorrect sampling instants) 
:<e> Excess noise bandwidth of receiver 
:Cf) Other hardware impairments <temp. 







I t , _____________ , 
MODEM TOTAL: 2,2 
2.R.F. Channel Imperfections 
:ca> AM/PM conversion <minimal for MSK> 0,1 
: (b) Band limitation, channel group delay 0,3 
[ 1 .16] 
: (c) Adjacent R.F. channel interference 





[ 1. 8] 
I I '-------------' 
CHANNEL TOTAL: 1,6 
I t ·-------------' 
TOTAL DEGRADATION: 3,8 
Table 3.0 SYSTEM DEGRADATION BUDGET 
3.3.2 Minimum Received Signal Level Required S"1N 
SNR required at the receiver input = CS/N)1N 
= FREC + 16,3 dB 
= 28,3 dB 
Receiver input noise: N1 N = kTo Bn • • • (3.1) 












Hence minimum input signal level at the receiver: 
s"1 N = NIN + 28,3 dB 
= -81,6 dBm• 
3.3.3 System Gain 
If the transmitter and receiver are placed next to one 
another with no antennas attached (i.e. power received = 
power transmitted), then the amount by which the received 
power exceeds S" 1 N is termed "System Gain G. II • 
i.e. G. = Pr - S" 1 N • • • (3.2) 
= 21,7 dBm - C-81~6dBm> 
G. = 103 1 3 dBm 
3.3.4 Propagation Losses 
(a) Free space propagation loss: 
LFa = 92,4 + 20 Log d + 20 Log f [dBJ ••• (3.3) 
Where: 
Hence: 
d = path length in Km 
f = R.F. frequency in GHz. 
LFa = 92,4 + 20 Log 20 + 20 Log 23 
= 145,7 dB 
Cb) Atmospheric attenuation due to water vapour: 
LH20 ~ 0,25 dB/Km at 23 GHz (see Fig. 3.3) 
then LH20 ~ 5,0 dB over a path of 20 Km. 
Total propagation loss Lror = LFa + LH20 
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Fig. 3.3 ATMOSPHERIC ATTENUATION AT MICROWAVE FREQUENCIES 
3.3.5 Fade Margin 
FM= 30Logd + 10LogC6A8f) - lOLogCl-R> - 70 [dBJ •• (3.4) 
[ 1. 8] 
Where: 
Cl-R) = Reliability Objective <= -40 dB for 0,01% 
outage) 
A = Roughness factor = 4 for very smooth terrain 
= 1 for average terrain 
= 1/4 for very rough, 
mountainous terrain. 
B =Factor to convert worst-month probability to 
annual probability= 1/2 for hot, humid areas 













= 1/8 for mountainous, very 
dry areas. 
Taking the worst case: AB = 2 
Then: FM = 33,4 dB <includes rainfading) 
3.3.6 Antennae Gains 









Gs + CGrx + GRx) - Lror - FM~ 0 ••• (3.5) 
Where: Grx and GRX are transmitter and receiver gains 
respectively. 
Hence: Grx + GRx > Lror +FM - Gs 
~ 80,50 dB 
Assuming Grx = GRx = G, then G = 40,25 dB. 
Antenna gain: G = 4nnA1>.2 ••• (3.6) 
Where: A = cross-sectional antenna intercept area 
n = antenna efficiency 
Assuming n ~ 55% then: 
A = A2 G/C4nn> = 0,2607 m2 
Hence antenna diameter d = .J4Ahr ••• (3. 7) 
d = 57,6 cm 
The antenna size required is therefore within the 60 cm 
limit given in the design spec. Note that this size 
antenna would be necessary only for those applications 
where a range of approximately 20 Km is required. A quick-
release mechanism for changing antennas would allow 














[3.lJ M.C.AUSTIN, M.U.CHANG, O.F. HORWOOD, R.A. MASLOV, 
"QPSK, Staggered QPSK, and MSK - A Comparative 
















A fairly comprehensive evaluation of the performance of 
various modulation schemes has been made in the literature 
(and summarised in Chapter 1). Why then. the need to 
simulate? The answer is that this specific application poses 
some problems to which no reference has been found in any of 
the past publications on the subject. It also has a unique 
combination of system parameters which make it unlike many 
systems described in these publications. making it difficult 
to draw relevant conclusions from the results presented. 
By means of simulating the proposed MSK transmission link, 
information such as the following may be extracted: 
(a) The effect on BER of errors in modulation index. This 
problem was outlined in section 3.1.1 and a theoretical 
analysis was performed in Appendix A. However. the 
results obtained are less than adequate because: 
(i) Only the case where the f/v varactor characteristic 
may be assumed locally linear was considered. 
(ii) The analysis makes the simple assumption that once 
the cumulative phase error 0~ has exceeded u/2 
radians, it's value is reset to zero. While 
intuitively it seems feasible that cumulative phase 
error may be eroded by phase adjustments of the 
coherently extracted carrier, no convincing proof 
could be given. 
Cb) MSK performance in the prescence of adjacent-channel and 
co-channel interference represented by a CW in-band 












signal. This factor is of major importance in the urban 
application where many radio links may be operated 
within a small geographical area. Although a similar 
investigation has been performed by Fang [4.lJ, the type 
of system for which his results were recorded is vastly 
different to that proposed here. He used a system 
employing non-linear amplification, hard-limiting and 
pulse-shaping filters. 
In addition, developing a working MSK modulator/demodulator 
for simulating data transmission gives invaluable insight 
into unforseen problems in implementing an MSK scheme. It 
also provides a useful test~bed facility for assessing the 
effects of any system modifications which may later be 
proposed. 
4.1 Simulation Strategy 
A 
B 









HSK JF, I 
SYNTHESIZER 
Fig. 4.0 <A> ACTUAL R.F. DATA TRANSMISSION BY MSK 

















The MSK transmitter and receiver front-end up to the main 
down-conversion mixer can be seen as a "black box". The data 
signal is applied at the input, and the corresponding MSK 
signal at intermediate frequency <I.F.) appears at the 
output. The black box can therefore be simulated simply by a 
module which produces the identical I.F. MSK signal at the 
output for a given data input. This module shall be called 
the "MSK I.F. Synthesizer". Demodulation and detection of 
the I.F. signal is performed exactly as proposed for the 
digital radio system. 
Useful simulation tests which could be performed using the 
above configuration are described in detail in Chapter 7. 
4.2 Modules Required 
4.2.0 Pseudo-random Sequence Generator 
The function of this module is to simulate the actual data 
to be transmitted. Although this is in fact also performed 
by the Data Transmission analyser (see Chapter 7), this 
equipment will only be available for limited periods fttr 
testing purposes. An alternative data source is therefore 
required. In order to produce a reasonably authentic data-
signal, a bit-sequence of considerable length is required. 
Control of the actual bit-rate would also be an advantage 
for two reasons: 
(a) Experimentation with BER vs. BTb CB=channel bandwidth> 
can easily be performed by using a fixed bandpass 
filter and simply adjusting the bit-rate (while 
maintaining the correct mod. index for MSK and all 
other operating parameters constant.) 
(b) The module could also be used for testing the 













4.2.1 MSK I.F. Synthesizer 
As will be explained later, due to a TI radian phase 
ambiguity in the coherent carriers extracted at the 
receiver, differential encoding must be performed on the 
data signal before transmission. The MSK I.F. synthesizer 
serves to differentially-encode the input data and to then 
convert this bitstream into an MSK signal centred at the 
70 MHz. I.F. The facility for independent, external 
control of keyed frequencies fl and f2 is also required. 
If sufficient range of frequency variation is possible, 
the module may be made flexible enough to permit use at 
higher data-rates, e.g. 8 MBit/s. 
4.2.2 I.F. Amplifier and Filter 
If meaningful BER vs. Eb/No measurements are to be 
performed during simulation tests, the amplifier used in 
the simulation must have a Noise Figure F whose value is 
precisely known. 
It must also be realised that the noise figure of the I.F. 
amplifier and insertion loss of the I.F. filter will have 
little effect on the overall noise figure of the receiver 
in the R.F. transmission system. This is due to the gain 
of the Low Noise Amplifier <LNA) situated in front of the 
I.F. stage <see F g. 3.2A), since total noise figure is 
calculated as: 
FT 0 T = F 1 + ( F 2 -1) /G1 + ( F 3 -1 ) /G1 • G2 + •• • •• (4.1) 
Where: F1 (i=l,2,3 •• ) is the noise figure of the 
ith receiver stage. 
and: G1 is the gain of the ith receiver stage. 
During simulation tests, compensation must therefore be 
made for the discrepancy between actual I.F. stage noise 
figure and the total receiver noise figure in the real 












to the noise-level added to the MSK I.F. Synthesizer 
signal (as described in Chapter 7). 
The most important requirements of the filter are: 
(a) Minimal deviation from linear phase to avoid delay 
distortion. [3.lJ 
<b> Lowest possible Shape Factor SF in order to ensure 
minimum noise bandwidth for a given channel bandwidth, 
where: 
SF = 40dB Bandwidth 
3dB Bandwidth 
••• (4.2) 
The system spec. requires 50 dB AGC (see Chapter 2). Since 
it is proposed to use logarithmic amplifiers in the actual 
system, they. will also be used in the simulation. 
Information regarding MSK performance in the prescence of 
the limiting introduced by logarithmic amplifiers can 
thereby be obtained. 
4.2.3 Demodulator-Detector 
Extraction of coherent carriers and their subsequent 
processing to produce a quadrature-channel matched-filter 
receiver structure is performed exactly as proposed for 
the MSK radio transmission system. <See Appendix A for a 
description of the principles of MSK demodulation). 
The chosen sch me <shown in Fig. 4.1) for generating l-
and Q-channel carrier signals avoids nn/2 radian <n=l,2 •• ) 
phase-ambiguity. Although a phase ambiguity of nn radians 
remains due to the frequency/2 operation performed, this 
can be satisfactorily dealt with by differentially-
encoding the input data signal. The corresponding decoding 



















2r2 CosCwjl:) 2Cos<w.t>Cos<wt/2T> 
Fig. 4.·1 GENERATION OF I- AND Q-CHANNEL PHASE REFERENCES 
Detection filters perform the convolution integrals. then 
decisions on symbol-states are made by clocked threshold 
detectors. Finally. channel differential decoders and a 
bit-interleaving network reconstruct the differentially 
encoded 2 Mbit/s bitstream. A final differential decoder 
produces the original input bitstream. 
QC LC CK 
CosCw.t>CosC11"t/2T> 






















[4.lJ R.J.FANG, "Quaternary Transmission Over Satellite 
Channels with Cascaded Nonlinear Elements and 
Adjacent Channel Interference", IEEE Trans. on Comm. 













DEVELOPING TRANSMITTER SIMULATION MODULES 
5.1 Pseudo-random Sequence Generator 




SHJF'T-REGISTER LINE DATA 
(f'.S.R.> DRIVER DUT 
CLOCK 
- - - - - - - - - DUT 
Fig. 5.0 P.R.S. GENERATOR SCHEMATIC 
The data-rate of the NRZ bitstream produced is controlled by 
the frequency of the sinusoid applied at the input. 
Allowance for a weak input signal - say.P1n~ -30 dBm should 
be made. Module input and data output are terminated into 
SOQ. 
5.1.1 Line Receiver 
FUNCTIONS: Convert the input signal CP1n~-30 dBm> into a 
TTL clock signal. 
CIRCUIT: 
A 
Use hystereisis to avoid multiple switching at 
zero-crossing instants. 
t-ci..__ __ 8 v."""' I 
+SV I--...-------
-----t-_._ - - - - - - -;· 
SOriV 
Fig. 5.1 (A) LINE RECEIVER CIRCUIT 












NOTES: The LM361 high-speed differential comparator used 
has a response time of 14 ns <see Appendix B for 
device data-sheets), permitting good performance at 
frequencies in excess of 8 MHz. The 15 pF capacitor 
in the feedback circuit assists in speeding-up the 
response. 
s.1.2 Feedback Shift Register <F.S.R.> 
With limited amounts of hardware feedback shift registers 
may be constructed which yield long sequences of l's and 
O's before the sequences repeat in a deterministic manner. 
Sequences which are of maximum length,(2n-lbits long for 
an n-stage f.s.r.) are called m-sequences. The choice of 
pick-off points for the feedback connection determines 
whether or not a sequence will be of maximal length. One 
pick-off point must be at the final stage of the register. 
A position short of the final stage would result in no 
contribution to the feedback process from the content of 
stages after the pick-off. 
>----"----o SEQUENCE 
OUT 
Fig. 5.2 A GENERALISED F.S.R. 
Fig. 5.2 shows the general form of an f.s.r. with linear 
feedback comprising modulo-two additions. Each stage x1 is 
connected through a scalar multiplier a1 to the summing 
network. If a1=l this represents a closed connection and 












omitted. Thus if x1 
stage, then: 
represents the new contents of a 
Xt I = as Xt +a2 X2 +a3 XJ + ••• +an Xn 
X2 1 = Xt 
XJ 1 = X2 
Xn - 1 1 = Xn - 2 
Xn 1 = Xn - 1 
<Where + represents modulo-2 addition.) 
Reversing the order used previously, these simultaneous 
equations may be written in matrix form as: 
Xn I 0 1 0 0 0 Xn • • • 
Xn - 1 1 0 0 1 0 • • • 0 Xn - 1 
• • • . • • • • 
= • • • • • • • • • XJ t 0 0 • • • 0 1 0 XJ 
X2 1 0 0 • • • 0 0 1 X2 
Xt 1 an an - 1 • aJ a2 as Xt 
or 
x1 = r.x • • • (5 .1) 
[5.1] 
Where T is a transition matrix which changes a current 
state X of the register into the next state X1 • 
Application of the transition matrix T repeatedly will 
take the register through a succession of states, namely: 
X,TX,TCTX> ••• 
i.e. X,TX,T2X,T3X ••• etc. 
For a register with n stages there is a maximum possible 
set of states, namely 2n. The sequence of states must 
therefore be periodic, implying that some integer K 
exists, with 1SKS2n for which: 












(5 .1 J 
The smallest value of K to satisfy the relation is then 
the period of the sequence. 
The state X=O cannot proceed to any other non-zero state. 




2n-1 states may form one 





A square matrix has a characteristic polynomial Q(s) 
defined as: 
Q(s) = IT-sll •• (5.3) 
where I is the unit matrix. ·In general• an n-stage f .s.r. 
is described by an nxn transition matrix which yields ·a 
characteristic polynomial of degree n. Polynomials which 
relate to f.s.r.•s yielding m-sequences are of particular 
interest. Such polynomials are always irreducible. however 
not all irreducible polynomials provide m-sequences. [5.lJ 
An irreducible polynomial providing an m-sequence for a 
24-stage f .s.r. is: 
Q(s) = s 24 + s 7 + s 2 + s + 1 • • • (5.4) 
(5.2] 
To establish the feedback connections for an n-stage 
register corresponding to a given polynomial• take each 
term sK and write a term Xn-k in the feedback equation. 
Repeat for all k<n. interpreting 1 as s 0 • The feedback 
equation for a 24-stage register is then: 
X1 
1 = Xt 7 + X2 2 + X2 3 + X2 4 ••• (5.5) 













Fig. 5.3 24-STAGE F.S.R. FEEDBACK CONNECTIONS 
This f .s.r. exhibits a bit-sequence of length: 
224 -1 = 16 777 215 
When clocked to produce a bit-rate of 2,048 MBit/s, the 
sequence repeats after 8,19 seconds. 
Note that it is essential to ensure that the f .s.r. never 
enters the all-O's state on power-up, since the state X=O 
cannot proceed to any other non-zero state. To avoid this, 
a HI pulse of duration approx. lms is modulo-2 added to 







Fig. 5.4 COMPLETE F.s.R. 
The function of the diode in the monostable circuit is to 
ensure rapid capacitor discharge and hence monostable 












Fig. 5.5 SPECTRUM ANALYSER DISPLAY OF PSEUDORANDOM DATA 
SIGNAL <20 MHz/Division setting). 
Note that the reduc ed level of the first spectral lobe is 
due to the low-frequency response of the spectrum 
analyser. 
5.2 MSK I.F. Synthesi zer 
As shown in Fig. 5.6 , the functions performed within this 





NRZ DATA c--~-- LINE DIF'f. NTERf'A LINEAR 
VCO 
LINE ~_.__-on.SK SIGNAL 
INPUT RECEIVER ENCODER DRIVER AT 70 HHz 
Lf. 
CONTROL l C1 ---r---~------~ f 
SIGNALS ca---_-_-_-_-_-_-_-_-_-_-___ _. ____________ I 
Fig. 5.6 MSK I.F. SYNTHESIZER SCHEMATIC 











A brief description of each sub-module will be given, 
followed by a look at the unit as a whole and an appraisal 
of it's performance. 
5.2.1 Line Receiver 
This is identical to that described in Section 5.1.1. 
5.2.2 Differential Encoder 
FUNCTION: This can best be described by means of a truth 
table and schematic: 
Fig. 5.7 DEFINING THE DIFFERENTIAL-ENCODER FUNCTION 
CIRCUIT: Since flexibility is required in terms of the 
data transmission rate, control of the delay 
duration is necessary to ensure that it is always 
equal to the bit-duration T. This is most easily 
achieved by means of a clocked shift-register: 
Fig. 5.8 DIFFERENTIAL-ENCODER CIRCUIT 
To avoid the possibility of a "race" condition 
where the shift-register is clocked at the same 












the facility is provided for inverting the clock 
signal by manually operating a switch. 
5.2.3 Voltage Contr olled Oscillator <VCO) 
FUNCTION: Produce a 0 dBm sinusoidal output whose 
CIRCUIT: 
frequency varies linearly from 68 MHz to 72 MHz 
on variation of a control voltage input in the 
range 0 to +15V. Data signals of rates up to 
8Mbit/s on the control input should also not 
result i n > 10% amplitude modulation of the 
output si gnal. 
Fig. 5.9 VCO CIRCUI T 
As shown i n Fig. 5.10, the VCO frequency/voltage 
character i stic is extremely linear over the 
range 68-72 MHz. In that range, linear 
correlati on coefficient r = 0,9997. Where r is 
defined a s : 
r = {NI:xy-I:xI:y}/..[(0. O,) • • • 
Wher e : D. = NI:x2 -<I:x) 2 
D, = NI:y2 -<I:y)2 
(5.6) 
x,y are co-ordinates of points 












Note: l r l = 1 for a straight line and 0 for 
uncorrela t ed data. 
tb 
'tO - -----
Fig. S.10 VCO TRANSFER CHARACTERISTIC 
s.2.4 Differential Encoder-VCO Interface 
FUNCTIONS: To conve r t the TTL data signal <Fig. 5.11 A) 
from th e differential-encoder into a signal 
suitable for driving the VCO <Fig. S.11 8). Vc1 





Fig. 5.11 DATA SIGNALS 
CIRCUIT: Applying a high frequency (up to 8 MBit/s) signal 
to the control input of the VCO is difficult due 
to the low-pass filter effect of Zaourc• and 
Ct o t • 
Also, the varactor reactance at resonance: 












Z1ourc• cannot be reduced below~ 100Xc=5K6 for 
fear of reducing the Q of the VCO tank circuit. 
Solution: make Z1ourc• mostly inductive to take 
advantage of the decade (approx.) frequency 
difference between the control signal and the 
oscillator signal. A smal 1 amount of series 
resistance is also included for damping the 
series res onant circuit produced. 
v.:= Ve. 
V,: =Yc,(R.+R,YR, 
Fig. 5.12 INTERFACE CIRCUIT 
+1SV 








Fig. 5.13 VCO CONTROL SIGNAL 
Page (68) 











The MSK I.F. spectrum produced for a 2MBit/s datastream as 
seen on a spectrum analyser display is shown in Fig. s.14. 
Fig. 5.14 MSK I.F. SPECTRUM 













[5.lJ M.G.HARTLEY, "Digital Simulation Methods", 
·Institution of Electrical Engineers, 1975. 
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DEVELOPING RECEIVER MODULES 
6.0 Introduction 
At the receiver, the I.F. MSK signal is first amplified to a 
level which is constant and suitable for signal processing. 
It is also passed through a band-pass filter to exclude 
excess noise and interference. The band-pass filtered 
information signal is fed to a synchronisation structure 
where the carrier and clock references are reconstructed, as 
well as to a two-channel Bayes detector (see Fig. 6.0). Cruz 
and Simpson [6.lJ have found that probability of error is 
greatly affected by the characteristics of the 
synchronisation structure. Attention will therefore be given 
to optimising this structure before dealing with the 
detector module. 
SYNCHRONISER 
Fig. 6.0 MSK RECEIVER SCHEMATIC 












6.1.1 Amplifier Requirements 
Input Sensitivity: S,n (min)~ -85 dBm. 
Dynamic Range: 50 dB (i.e. Stn Cmax)~-35dBm.) 
Output Signal-level: 0 dBm. 
Noise Figure: 
Delay Distortion: 
Constant and precisely known. 
Deviation from linear phase< 2° 
over the range 68 MHz to 72 MHz. 
Total Noise Figure F of a multi-stage amplifier is given 
by Equation 4.1. Considering that logarithmic amplifiers 
are to be used (gain of these stages varies with varying 
signal-level), it is clear thai total noise figure will 
not be constant but be a function of the input signal-
level. If however, a high-gain linear amplifier is placed 
at the front-end, the contributions of later stages to 
overall noise figure are proportionally reduced. The 
variations in noise figure described could therefore be 
reduced to an insignificant level, provided the front-end 
stage has sufficient gain. 
6.1.2 Filter Requirements 
Bandwidth: 2,5 MHz centred at 70 MHz. 
Delay Distortion: 
Max. Pass-band atten.: 
<Insert ion Loss) 
Deviation from linear phase< 2° 
<Group delay < 15 nS.) 
As small as possible, but can be 
compensated-for by extra amp. 
gain 
Min. Stop-band atten.: 40 dB 
Shape-Factor CEqn. 4.2): $2,0 
The stringent delay distortion requirement makes a 
discrete-element LC-filter realisation extremely 
difficult. The bandwidth is too wide to use a ceramic 
modular filter. Helical filters at 70 MHz are physically 
large, although the filter could perhaps be included at 
the 1,2 GHz. stage. Helical filters in general also have a 












Surface Acoustic Wave <SAW) filter, a typical response of 














Andersen Model BPP-70-1300·3-133A used In High Oensily Mullichannel 
Communication Systems. 
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1 dB bandwidlh 1.3 MHz 
3 dB bandwidth 1.5 MHz 
70 dB bandwidth 2.8 MHz 
Insertion loss 22 dB (per section) 
Phase Linearity :t ~ 
Source/10ad Impedance 500 
Case A 
Fig. 6.1 TYPICAL SAW FILTER FREQUENCY RESPONSE 
The major disadvantage 





filters is the large 
This can however be 
compensated-for by increasing amplifier gain. 
6.1.3 Amplifier/Filter Stage Configuration 
Selecting the best amplifier/filter stage configuration 
can be accomplished most easily by means of a signal-level 























RX. 1 2 3 4 STAGE n 
FRONT 
-END PC'I p'i r; "'I b~ ~ti au m!!~ 
~~ eE ei!11< El~ 
Fig. 6.2 AMP./FILTER SIGNAL-LEVEL vs. STAGE CHART 
Note that the chart traces-out the signal levels at stage 
outputs for the two cases: Sin =Sin (min) 
and: Sin =Sin (max) 
How are the most important configuration design criteria 
identified on the above chart? 
-Curves must meet at or before the final stage output to 
ensure a constant level output for maximum variation of 
the input signal level. 
-Neither curve may exceed +lOdBm at the output of stage 
2, since this would exceed the SAW filter input 
limitations. 
-An essential characteristic is the steep positive slope 
at the first stage- i.e. high gain at the front-end to 























Fig. 6.3 AMPLIFIER/FILTER CONFIGURATION 
STAGE 4 I 
G=25dB 
<LOGARITHMIC> 
Fig. 6.3 illustrates the amplifier stage configuration 
corresponding to the chart in Fig. 6.2. 
6.1.4 Amplifier Stage Modules 
6.1.4.1 Low Noise Amplifier <LNA) 
The circuit (illustrated in Fig. 6.4) exhibits a wide 
dynamic range capability <>50 dB>, a noise figure 
F~2,0dB (for R1aurc• ~ 200~) and bandwidth~ 150 MHz. It 
consists of 2 stages of SL560C ·R.F. Amplifier (see 
Appendix 8 for .device data-sheets), the first stage 
giving 20 dB gain and the second 15 dB. 
vee 
UP 
Fig. 6.4 LNA CIRCUIT 
6.1.4.2 Logarithmic Amplifiers 
The SL1613C Wideband· Log I.F. Strip Amplifie~ <see 












building-block for meeting our log. amp. requirements. 
The devices are suitable for .direct-coupling which 
minimises the total component-count, since they can be 
simply cascaded. Each log-stage exhibits 12,5 dB gain at 
70 MHz and a noise figure of 4,5 dB. 
Amplifier stage no. 2 <see Fig. 6.3) then consists of 
four SL1613C cascaded log stages, While amp. stage no. 4 
comprises 2 cascaded log stages 
6.1.5 Amplifier Performance 
The noise figure of the complete I.F. amplifier and filter 
configuration can now be calculated (using Equation 4.1) 
for the full variation of input signal level. 
A 
FDR S,,. = S,,. (Mln)1 
B FDR s,.. = s ... (MO.X)t 
G"11cll G-Ocll G-odl G-Ocll 
r•..Scll r••.sa r•4'.Scll Y••.sa 
G•le.5dB G•le.5cll 
r-te.5dll r•+.sa 
Fig. 6.5 CALCULATING TOTAL NOISE FIGURE: CA> S1n=S1n <min) 
. CB) S1 n =S1 n <max> 
F 0 r s j n = s j n (mi n ) : FT 0 T = 2 f 001 7 dB • 
while for S1n = S1nCma.x): Fror = 2,7391 dB. 
It will therefore be necessary to make an adjustment of ~ 
0,7 dB to the noise added to the information signal for 












-85 dBm. This will ensure a constant Eb/No at the 
demodulator input. 
The following amplifier performance results were obtained 
using the H.P. 8410C Network Analyser. T~e tests were 
performed under control of an H.P. 85 microcomputer using 
an accuracy enhancement package. The filter and final log. 
amp. stage were omitted for this test. Total gain is shown 
as Gv ~ 66 dB since the sweep oscillator output signal 
level was set at -66 dBm. The last 2 SL1613C's in the 
logarithmic amplifier were therefore limiting. 
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 Fig. 6.7 I.F. AMPLI FIER AND FILTER 
6.2 Carrier and Clock Synchronisation 
As is apparent from the MSK spectrum illustrated in Fig.'s 
1.18 and 5.14, the direct extraction of coherent carriers 
from an MSK signal is virtually impossible. This is due to 
the power-efficient nature of MSK in transmitting only 
negligible carrier po wer, unlike FSK with large deviation-
ratio (see Fig. 1.8). This problem is solved by passing the 
MSK signal through a frequency-doubler, purely for the 
purpose of extracting phase-coherent carriers. This results 
in a change in modul a tion format from MSK to FSK <h=l,0), 
since carrier frequen c y-spacing has doubled while data-rate 
has remaine~ the sam e . These double-frequency carriers may 
now be extracted by means of phase-lock-loops, and the 












Fig. 6.8 FREQUENCY SPECTRUM OF FSK<h=l,O> SIGNAL PRODUCED BY 
PASSING THE MSK SIGNAL THROUGH A FREQUENCY-DOUBLER 
6.2.1 Phase-Lock-Lo op Design Criteria 
The synchronisation performance parameter o is defined as: 
• • • 
[6.lJ 
where: BL - Tw o-sided Phase-lock-loop <PLL> bandwidth 
BR - Ba nd-pass filter bandwidth (assumed large 
en ough to pass the signal component 
wi t hout distortion). 
T - Bi t period 
Using Equation 1.15 this can be simplified to: 
o = l/BL TCl+N/2S) . . . 
where: S/N - Signal-to-Noise ratio CSNR> at the 
ba ndpass filter output. 












In Fig. 6.9 the average probability of error vs. SNR is 
plotted for different values of o with BT=oo. <B = Channel 
bandwidth). 
I l " I t 10 II fl 'l"o CUI 
Fig. 6.9 PROBABILITY OF ERROR FOR MSK 
(6.1] 
It can be seen that for o > 5, the references are 
virtually perfect. However, for values of o < 5, the 
performance of the MSK system is severely degraded. <Note 
that the above curves are the results of an analysis where 
a first order loop was assumed. However, they are a good 
approximation for the case of a second order loop where 
loop SNR is sufficiently large. [6.lJ) 
Design of the synchronisation structure should therefore 
aim at ensuring that o is large. This would imply 
m i n i m i s i n g 1 o o p band w i d t h BL and ch an n e 1 ban d w i d t h BR • But 
it has been assumed that BR is large enough to pass the 
MSK signal without distortion. Our strategy should 












substituting S/N = 12,5 dB which is the minimum required 
for a BER~ 10- 1 for MSK. This effectively leaves only BL 
under our control in designing the synchronisation 
structure to maximise the parameter o. 
The question that now arises is whether a minimum limit 
exists for loop bandwidth due to carrier drift. For this 
case where variations occur in carrier frequency, two loop 
performance parameters are of importance, namely: "pull-in 
frequency" fp, and 11 pul l-out frequency" f, o. 
Pull-in Frequency 
I f t he . 1 o o p c on t a i n s a per f e c t ~- i n t e gr at or , p u l 1 - i n w i 1 l 
be accomplished no matter how large the initial 
frequency error. <Assuming no unwanted d.c. offsets in 
the loop and neglecting clipping limits of the 
integ~ator.) In a real loop filter~ the largest 
frequency difference for which the loop can still pull 
into lock is called the "pull-in limit" fpt. This may be 
calculated by: 
f p t ~ ( 2Kv K)" /2TT • • • (6.3) 
[6.2] 
Where: Kv = Ko Kd F CO) 
and: K = Ka Kd F ( oo) 
and FCO> = d.c. gain of entire loop filter 
while F Coo) = d. c. gain of high-frequency path. 
(see Fig. 6 .11 and Equation 6.5) 
The pull-in range may therefore be made as large as 
required simply by using a large d.c. gain Kv. This 
means that large pull-in can be achieved with as narrow 
a loop- <and therefore noise-) bandwidth as necessary; 
the two parameters are independent. 
Pull-out Frequency 
If the received carrier undergoes a large frequency 
step, the loop may unlock, skip a number of cycles and 












below which the loop does not skip cycles but remains 
"in-lock"; this is known as the "pull-out frequency" 
f,a • According to Gardner [6.2J fpa is related to the 
loop natural frequency Wn and damping-factor .~ as 
f 011 ows: 
Wp a = 1 , 8 • Wn ( l + 1 ) • • • 
Where: w,a = 2TTfpa 
Pull-out frequency f,a is therefore related to loop 
bandwidth. The limit for the required f,a of the loop is 
determined by the frequency stability of the received 
carriers. 
Drift in I.F. carrier 
transmitter and receiver 
relative to one another. 
frequencies is as a result of 
R.F. local oscillators drifting 
The R.F. local oscillators are to be 
temperature-compensated-crystal-oscillators 




Allowance must be made for the case where one oscillator 
drifts.!!£. and the other oscillator drifts down <they are 
at different locations), and vice-versa. 
Total maximum relative drift is then:df = 2.2.2.10- 6 .23GHz 
= 184 KHz. 
But the I.F. signal is passed through a frequency doubler 
before entering the synchronisation structure, which means 
maximum relative drift df = 2.184 = 368 KHz. 
It is difficult to estimate the maximum instantaneous step 
in carrier frequency which can be expected to result from 
crystal instability etc. But a safe value should be 














We therefore require f,, 2: 368 KHz and fpo 2: 184 KHz in 
order to follow variations in I.F. carrier frequencies due 
to R.F. locked-source crystal instability. We also, 
however, require the double-sided loop bandwidth BL small 
enough to ensure o 2: 5, assuming SNR at the output of the 
bandpass filter is 12,5 dB. Design of the PLL can now 
proceed on the basis of these criteria.· 
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Fig. 6.10 SQUARE-LAW TRACKING LOOP SCHEMATIC 
The closed-loop transfer function H<s> is given by: 
0o < s ) = H < s ) = 2Ko Kd F < s ) 
e, ( s) s+2Ko Kd F ( s) , • • • ( 6. 5) 
Where: Ko is the VCO gain factor, 
Kd is the Phase-detector gain factor, 
F(s) is the filter transfer function. 
The~ of a loop is a number equal to the number of 
perfect integrators within the loop. Any PLL is at least a 
Type I loop because of the perfect integrator in the VCO. 












00 (s) =Ko Ve (s)/s • • • (6.6) 
If the loop filter contains one perfect integrator, then 
the loop is Type II. From control theory it is known that 
a Type II feedback system is required to achieve zero 
displacement error for a step constant velocity input. 
This analogy to a PLL implies that a Type II loop is 
required to achieve zero phase error for a step frequency 
input. On power-up the loop VCO frequency will rarely be 
precisely the same as that of the carrier signal received 
at the loop input. This effectively represents a step 
constant frequency input (assumi~g frequency drift rate is 
negligible>. For phase-coherent demodulation, zero phase 
error between extracted carriers . and the information 
signal is required. One can therefore conclude that a Type 
II loop is necessary. 
A second-order PLL with a high gain active filter 
approximates a Type II loop, whereas a PLL with a passive 
filter is Type I. 
The type of active filter used is shown in Fig. 6.ll(A), 
while a pole-zero plot is given in Fig. 6.11(8). A pole 
positioned at the s-plane origin produces the "perfect 
integrator" operation (and lagging phase-response), while 
a zero is situated on the negative real axis at u=-l/r2 
<with associated leading phase response). Hence the name 
11 lag-lead filter". Fig. 6.12CA> shows the loop Bode plot, 
illustrating the way in which the filter zero is 
positioned to ensure a reasonable phase-margin (i.e. the 
amount by which the open-loop phase-shift 0 differs from H 














Fig. 6.11 PLL ACTIVE FILTER: <A> CIRCUIT 
<B> POLE-ZERO PLOT 
The transfer function for this f_ilter: 
F < s) = -A<sCR2+l> • • • 
sCR2+l+<l+A> CsCR1) 
Which, for large A is approximately: 
• • • 
Where: T1 = Rt C 
T2 = R2 c 
(6.7) 
Substituting into Equation 6.5 and simplifying yields a 
closed-loop transfer-function of the form: 
H ( S ) = 2 J Wn S +wn 2 
S 2 +2~Wn S+Wn 2 
• • • 
Where: Wn - natural frequency of the loop 
= C2K0Kd/T1 >" 
and: Y - damping factor 
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Fig. 6.12 CA) BOOE-PLOTS: OPEN LOOP GAIN ANO PHASE [6.2J 
CB> ROOT-LOCUS PLOT 
The frequency response for a high-gain second-order loop 
for various values of damping-factor is illustrated in 
Fig. 6.13. It can be seen that the loop performs a low-
pass filtering operation on phase inputs. It is common 
practice to design second-order loops with a damping 
factor: 
i = 1/.J'2 = 0,707 
For this case the 
vertical line as the 
Fig. 6.12CA> it can 
closed-loop poles lie on the same 
filter zero <see Fig. 6.12(8)). From 
also be seen that ~ = 0,707 ensures 
that the phase-lead breakpoint occurs 
point as required for loop stability. 
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Fig. 6.13 FREQUENCY RESPONSE OF A HIGH-GAIN SECOND ORDER 
LOOP [6.2J 
As given in Equation (6.4), the pull-out frequency f,a 
is related to the loop natural frequency Wn and damping-
factor ! as follows: 
W, o = 1 , 8 • Wn ( t + 1 ) 
Where: w, o = 2nf, a 
The required pull-out frequency f,a = 184 KHz and 
selecting a damping-factor .t = 0,707, we solve for Wn: 
Wn = W,o/[1,8(~+1)] = 376 263 rad/s. 
i.e. fn = 59,884 KHz 
The 3dB loop bandwidth BL can now be calculated according 
to Equation 6.9: 
BJ d a = Cwn /2n) [2y2 +1+{ <2~2 +l ) 2 +1 }" J" • • • (6.10) 
Substituting for l and Wn yields: 
BJde = Wn/2rr(2,058) = 123,2 KHz. 












= 246,5 KHz. 
The parameter o for the loop (as defined in Equation 6.2) 
can now be calculated. Assuming a SNR at the filter output 
of 12,5 dB <the minimum required for BER~ 10- 1 for MSK): 
o = 7,88 for a 2 MBit/s data-rate 
6.2.3 PLL Sub-Modules - Ciruitry and Performance 
6.2.3.1 The Phase-Discriminator 
The SL6440 high-level mixer is used (see Appendix B for 
device data-sheets). o.c. coupling is required at the 
output to pass-on phase error information when frequency 
error = o. Fig. 6.14<8) illustrates the transfer 
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Fig. 6.14 PHASE-DISCRIMINATOR:<A> CIRCUIT 
<B> TRANSFER CHARACTERISTIC 
The phase-comparator output Vo ~ 3sine. CVJ 
~ 30. for Je.J<<TT/2 rad. 
where: e. =Ce, n -ea u t) 
Now, Kd (0) = dVa/d0 = dC3sin0)/d0 = 3cose 
i.e. Kd (0) = 3 V/rad. 












Then Kd ~ 6V/nrad. = 1,9 V/rad. < -n 12~e. ~ n 12 > 
For mixer-type phase discriminators, a phase-shift 
between the received carrier and the local oscillator 
signal of approx. n/2 radians is always present when the 
loop is phase-locked. To compensate for this, a n/2 
radian phase-shifter is included in the loop as shown in 
Fig. 6.15. This modification has no effect on the 
closed-loop transfer function . as it only serves to 
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Fig. 6.15 PLL WITH~ n/2 RADIAN PHASE-ERROR CANCELLATION 
6.2.3.2 The VCO 
The same VCO design as used in th~ MSK I.F. synthesizer 
is employed here. The VCO gain constant Ko can be 
measured from Fig. 5.10. 
Th i s g iv es !So ~ 13 • 106 rad • s- 1 Iv o 1 t • 
6.2.3.3 The Active Filter 
Time constants rs=RsC and r2=R2C <see Fig. 6.11) can now 
be calculated as follows: 
Equation 6.9 gives: 
Wn = ( 2Ko Kd / T t ) " 
Substituting values for Wn ,Ko and Kd and solving for Tt 












Also from Equation 6.9: 
J = T2 Wn /2 
Substituting , = 0,707 and Wn gives: 
T2 = 2J/wn = 1,88. 10- 6 sec. 
Fig. 6.16 ACTIVE FILTER CIRCUIT 
An LF356 high-speed operational amplifier was used <see 
Appendix B for device data-sheets) to ensure good filter 
attenuation at high frequencies. Preventing carrier 
frequencies and multiples thereof (i.e. f ~ 70 MHz> from 
arriving at the active filter input is necessary since 
these reduce amplifier gain due to slew-rate limitation. 
A first order low-pass filter is included between phase-
discriminator and active filter for this purpose. The 
breakpoint of this filter is placed sufficiently high 
above the difference-frequency signals of interest at 
the phase-discriminator output so that loop gain is not 
affected in terms of magnitude or phase. 
An adjustable bias voltage on the non-inverting input on 
the op-amp is required to zero-out the d.c. offset on 
the signal from the phase-discriminator. The resistive 
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Fig. 6.17 FREQUENCY CHARACTERISTIC OF THE ACTIVE FILTER 
6.2.3.·4 Frequency-Doubler + rr/2 Radian Phase-Shifter 
Once a~ain the SL6440 high-level mixer is used <see 
Appendix B for device data-sheets). However, the usual 
application of this device is the down-conversion of an 
R.F. or I!F. signal by mixing with a L.Q. signal of 
similar frequency to yield a baseband signal. The device 
has therefore been designed to maximise the level of 
difference-frequency components, while sum-frequency 
components have been suppressed as much as possible. 
In the frequency-doubler application, the identical 
signal cosA is fed into both input ports of the device, 
yielding an output: 
cos 2 A = ~(l+cos2A) 
i.e. a d.c. term+ a sum-frequency term. 
Obtaining maximum sum-frequency output levels involves 
using a common-mode output stage and coupling the 2 













Fig. 6.18 CA) FREQUENCY-DOUBLER+ u/2 RADIAN PHASE-
SHIFTER 
CB> PHASE-SHIFTER PHASOR DIAGRAM 
6.2.4 Lock Indicator 
The mathod of lock detection to be employed is known as the 
"quadrature phase detector". This phase detector has the 
received carrier signal applied as one input and a u/2 
radian phase-shifted version of the local oscillator signal 
as the other. As shown in Fig. 6.14(8), the loop phase 
discriminator has an output voltage proportional to sine. 
(i.e. zero for e.=O). The filtered output of the quadrature 
phase-detector must therefore be proportional to case. (i.e. 
a maximum for e.=O). "The magnitude of this output voltage, 
relative to that obtained from a noise-free stable input, 
provides a measure of the quality of lock. <If e. jitters, 
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Fig. 6.19 SQUARE-LAW TRACKING LOOP WITH LOCK INDICATOR 
Design of the smoothing filter is important for satisfactory 
operation of the lock indicator. Excessive filtering delays 
lock indication, while insufficient filtering permits noise 
to pass through, producing a flickering lock indication and 




Fig. 6.20 LOCK INDICATOR SMOOTHING FILTER: 
CA> CIRCUIT 












Fig. 6.21 SQUARE-LAW TRACKING LOOP 
6.2.S Producing a Clo ck-Signal at the Receiver 
The PLL's described in preceding sections (and shown in 
receiver schematic Fig. 6.0) serve only to faithfully 
reproduce phase-coher ent versions of signals cos<2nfst) and 
cos<2nf2t). These ar e simply the two sinusoids which are 
"keyed" at the transm i tter. Processing of these signals is 
still required (as sh own in Fig. 6.0) in order to produce a 
clock signal as we l l as weighted quadrature carriers as 
required for "matched- filter" phase quadrature demodulation. 
By definition, for MSK: <f1-f2)T = h = 0,5 
i • e • ft -f 2 = 1 /2T 
henc e : 2fs-2f2 = 1/T i.e. the bit-rate 
clock signal. 
6.2.s.1 Mixer Reali sation 
For this mixer, as well as those used for demodulation, 
the SL6440 devic e may be used in it's standard 

















Fig. 6.22 MIXER CIRCUIT 
6.2.s.2 Filter Design 
-- ;;;;,···· 
'" .1-l t:U•UXfllR ..... ,, l, ,,,,, 
•cc• 
Fig. 6.23(A) shows the required filter attenuation 
response. Although frequency components to be suppressed 
occur only at 140 MHz. (carrier feedthrough) and 280 MHz 
<sum frequencies), the filter bandwidth should be made as 
small as possible to minimise noise on the clock signal. 
The attenuation response shown can be achieved by a 3rd 
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Fig. 6.23 FILTER CA> ATTENUATION RESPONSE 
CB> CIRCUIT 
6.2.6 Producing Weighted Quadrature Carriers 












J(O) = -r./TCos<nt/2T>Re{u(t).exp.-jwot}dt • • • CA3) 
J(T) = o/"2rSin(nt/2T>lm{u(t).exp.-jwot}dt ••• CA4) 
where: u<t> = Received signal 
Wo = n ( f 1 +f 2 ) 
must be performed alternately in order to make decisions on 
the state of bits received. These integrals can also be 
written: 
J(O) = -r../Tu(t).Cos<nt/2T>Coswot dt • • • 
and: 
JCT> = o~2 Tu(t).Sin(nt/2T>Sinwot dt ••• (6.12) 
In order to implement this, the received signal must be 
multiplied by the weighted quadrature carriers: 
C1 Ct) = Cos<nt/2T>Coswo t 
and Ca Ct> = Sin<nt/2T)Sinwo t before integration. 
The method by which these are produced from the PLL signals 
(refer to Fig. 6.0) can be understood from the trigonometric 
identities: 
CosA + CosB = 2Cos~<A-8).Cos~(A+8) 
and: 
CosA - CosB = -2Sin~(A-8).Sin~<A+8) 
hence: 
Cos<2nf1 t> + CosC2nf2 t> = 2Cosn<f1 -f2 >t .Cosn<f1 +f2 >t 
• • • (6.13) 
and: 
Cos<2nf1t) - Cos<2nf2t> = 2Sinn<f2-f1)t.Sinn<f1+f2)t 
• • • (6.14) 
Since by definition, for MSK: 
and: n(f1+f2) = wo , Equations 6.13 and 













These are the required carriers. 
6.2.6.1 Summing-Point Realisation 
Since signals of frequency close to I.F. <70 MHz> are to 
be added, the conventional operational-amplifier summing 
junction is impossible. 
A summing junction which is capable of operating at I.F. 
frequencies is shown in Fig. 6.24. 
----.-----t-Vcc 
Fig. 6.24 SUMMING-JUNCTION CIRCUIT 
A common-base transistor stage is employed where the 
\ 
small-signal impedance looking into the emitter = r.+rb, 
where: 
r. = Vr /le [QJ • • • (6.15) 
Vr = kr/q <k=Boltzmann's canst.) 
<r=Absolute temp.) 
(q:Electron charge) 
~ 25 mV at room temp. 
le = Quiescent collector current 
[mAJ 
and: 
rb = "Bulk" or "spreading resistance" 












• • • (6.16) 
< R, n + r. + rb > 
and output voltage: 
Provided v. ~ 0 • • • (6.17) 
A trade-off situation clearly exists, since if R, is made 
large <i.e. R, >> r.+rb > then it is certain that v.~o and 
there will be therefore minimal interaction between 
channels. But_stage gain Gv = 
<Re cannot be made too large 
transistor into cut-off.) 
Va/Iv1 = Re/R, will be poor. 
since this would force the 
A simple implementation of the above configuration uses 
the SL560C R.F. Amplifier (see Appendix B for device data-
sheets). The manufacturer quotes rb = 17Q for the 
transistors within the device. le sh uld be set as large 
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Fig. 6.26 SUMMING-JUNCTION USING THE SL560C 
The circuit shown in Fig. 6.27 has: 
r. ~ 8Q 
v./Iv1~ = 0,048 (i.e.<5%) 












No clipping will occur due to transistor cut-off provided 
input signal-levels are kept below~ +3 dBm. 
6.3 Demodulator-Detector 
As shown in the MSK receiver schematic <Fig. 6.0), the 
demodulation-detection process involves down-conversion by 
mixing the I.F. MSK signal with weighted quadrature carriers 
C 1 <t ) and Ca < t ) • Ch an n e 1 s i g n a 1 s a r e t h en pas s e d t hr o u g h 
detection filters which perform: 
. - rf1 d t on t h e I - Ch an n e 1 
and: 0 /"J.T dt on the Q-Channel • 
Bit-decisions for the respective channels are performed by 
threshold detectors, after which the bitstream of each 
channel must be differentially-decoded to compensate for the 
inherent differential encoding process associated with each 
channel in MSK. A bit-interleaving module then reconstructs 
the transmitted 'bitstream from the two channel bit streams. A 
final differential decoder reverses the differential-
encoding process which was performed at the transmitter to 
solve the problem of n radian carrier phase ambiguity. 
Timing for threshold detectors, differential decoders and 
bit-interleaving structure is derived from the clock signal 
extracted as described in Section 6.2.5. 
6.3.1 Down-Conversion Mixers 
These consist of SL6440 configurations precisely the same 
as that described in Section 6.2.s.1. 
6.3.2 Detection Filters 
Correlation of the received signal with it's stored 
replica, followed by an integration operation results in 
optimum detection performance. After multiplying the 
received signal with weighted quadrature carriers, deBuda 












detection filters integrating over two bit-periods. Austin 
et al [3.lJ show that I & D filters are only optimum for 
an ideal, distortionless channel. In the prescence of 
bandlimiting, simple passive detection filters generally 
yield the best performance. Austin et al also show that 
MSK detection without receiver carrier weighting i.e. 
MSKCNW> may outperform a weighted-carrier demodulator-
detector <MSK(W)). However, this occurs only under 
conditions of severe bandlimiting <see Fig. 6.26). In 
addition, the optimum value of detection-filter bandwidth 
is highly dependent on channel bandwidth in the case of 
MSKCNW), making this an unfavourable detection scheme for 
performing simulation tests in 
bandwidth performance is measured. 
which Eb/No vs. channel 
Fig. 6.27 <A> and (8) 
show performance sensitivity to detection-filter bandwidth 
for MSKCNW) and MSK<W> respectively. 
CON.PUT ER SIMULATION 
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Fig. 6.26 Eb/No DEGRADATION FOR LINEAR CHANNEL AND TWO 













0 X 4 0 • Mf.ASURED 
-- Sl,,.UV.T£D 
8ER • 10g 
[JATA nATE,. BOM'!Ps 
LINEAR CHJ .. ~NEL 
CHANNEL FILTERS: 7.roLE CHf9YSHEV io PHASE 
EOUAUZEP 
tMEASUREO AESF'ONSESI 
DETECTtt>N FILTERS; UOLE BUTilRW'ORTH 
O !!ACK TO RI.CK 
X 11JMHz 
ll. 9l'9':H1 
0 !..!' MH1 PHA..';E EOUAllZ£D 
• OOMiU 
0u Lo-o->S'----='o..,c,,.--o.'•-• ---'-..,o--o-L.ss-· -=-o.,;o' 0.1.>!t 0.10 ... 
B 
I """ OETECTIOU FILTERS: 2·POLE S:.rTTERVr.>R:: .. 




'O !ACK TO BACK 
X 113t.'IH1 
1--_.___.,.+--t--+--- --- -~ &l Mh' 
c 55 "!Hz rHASE E'lUALtZED 
• 61\MHl 
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CB> MSKCW) [3.lJ 
From Fig. 6.27(8) it can be seen that for a detection-
fi l ter bandwidth: 
Bd = 0,65/T, 
(where T, - Symbol period = 2.bit-period Tb), MSK<W> 
shows a degradation from ideal performance of approx. 1,3 
dB. This value also only varies by approx. 0,2dB for: 
0.50 S BdT, S 0,80. 
For a fixed detection-filter bandwidth Bd, this 
corresponds to a variation in channel-bandwidth/bit-rate: 
0, 8 S BTb S 1, 3 
i.e. for a 2,048 MBit/s bit-rate, variation in channel-
bandwidth: 1,64 MHz SB S 2,66 MHz. 
This is exactly the range of channel bandwidths in which 
we are interested for performing simulation tests. 
The detection-filter to be used is therefore a 2-pole 
Butterworth passive filter with 3d8 bandwidth: 
Bd = 0,65/T, = 0,65/2Tb = 665,6 KHz. 
Normalised element values for 2nd order Butterworth low-
pass filter (from tables [6.3J) are: 
Ln = 1,4142 Cn = 1,4142 






















Fig. 6.28 2" 0 ORDER BUTTERWORTH DETECTION FILTER 
6.3.3 Threshold Detector 
The SL541B High slew-rate operational amplifier (see 
Appendix B for device data-sheets) is used as shown in 
Fig. 6.29. A small amount of hystereisis is included to 
ensure "clean" switching. The threshold detector is 
"clocked" by latching the output signal at rising-edge 
instants of the symbol-rate clock (i.e. l/T. = l/2Tb ). The 
latch function is performed by~ 74LS74 D flip-flop. 





Fig. 6.29 CLOCKED THRESHOLD DETECTOR USING THE SL541B 





function to a differential 
Section 5.2.2) and are 
constructed in the same way. These decoders, however, 
operate on the I- and Q-Channel bitstreams as detected by 
the respective threshold detectors. The symbol-rate is 












rate). Timing for these decoders is therefore also at half 
the normal clock-frequency and is derived from the clock 
signal described in Section 6.2.s. 
6.3.5 Bit-Interleaving Network 
This function can be performed simply by the use of a 
74LS157 multiplexer with the SELECT input driven by a 
clock-signal at half the normal clock-frequency. The +SV 
half-cycle of the clock-signal then selects the I-Channel 
output, while the OV half-cycle selects the Q-Channel 
output. (See Fig. 6.30) 
6.3.6 Output Differential Decoder 
This module is precisely the same as that described in 
Section s.2.2 and ·is clocked at the 'same rate (i.e. 
transmission bit-rate). Fig. 6.30 illustrates the circuit 
configuration for the channel differential decoders, bit-
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Fig. 6.30 CHANNEL DIFFERENTIAL DECODERS, BIT-INTERLEAVING 
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The MSK transmission system described in Chapters 4,5 and 6 
does actually convey digital information using the 
MSK format. All that is missing is the R.F. radio-
link between transmitter and receiver. Information 
relating to the performance of an MSK digital 
microwave transmission system can be obtained by 
simulating the restrictions (e.g. bandwidth> and 
imperfections (e.g. noise and interference added) of 
the radio-link. The degrading effects of modem 
imperfections such as incorrect modulation index at 
the transmitter can be obtained, as well as MSK 
performance under conditions of non-linear 
amplification Clog. amplifier). 
7.1 Test Equipment 
Specialised test equipment for measuring the performance of 
digital radio transmission systems is required for 
performing the simulation tests. A short description 
of the function of each piece of ~quipment is given 
here. Detailed specifications can be found in 
Appendix B. 
7.1.1 Noise and Interference Test Set 
The HP Model 3708A Noise and Interference Test Set is 
designed for operation in the I.F. section of a digital 
radio system where it adds calibrated levels of white 
noise and/or interference signals .to the radio I.F~ 
carrier. Built-in power meter and microprocessor control 












levels added to ensure that constant carrier-to-noise and 
carrier-to-interference ratios are maintained, regardless 
of radio carrier power variations. This "tracking-mode" 
hence enables the 3708A to maintain selected C/N and C/I 
ratios with a varying carrier. 
The 3708A can, in addition, measure and display received 
I.F. power as well as I.F. filter noise bandwidth. 
7.1.2 Digital Transmission Analyser 
The HP Model 3764A Digital Transmission Analyser emits a 
pseudorandom data sequence to be applied to the 
transmitter input of a digital radio transmission system. 
The data sequence extracted at the receiver is then fed 
back into the HP 3764A input port <the same 3764A, or 
another one if the receiver is not situated locally). 
Since the pseudorandom sequence is deterministic and 
repetitive, a comparison can be made between the sequence 
as received after passing through the transmission system 
and the true sequence generated by the 3764A. The 
instrument performs this comparison and displays 
information regarding errors in the received data, 
including error ratio, error count error-free seconds etc. 
(see Appendix 8). The HP 3764A also provides information 
about the timing jitter measured on the received data 
signal. 
7.1.3 Constellation Display 
The HP3709A Constellation Display is designed to provide 
an indication of the overall performance of a digital 
radio, by operation in two modes: 
(a) Eye Monitor Mode 
The received data signal, immediately before clocked 
symbol detection, is displayed in the form of an "eye-












inter-symbol interference CISI> is obtained from the size 
of the both horizontally and vertically. 
Data transition jitter 
Sampling 
instants clt-nT bl 
Fig. 7.0 A TYPICAL EYE DIAGRAM 




The "signal state space" at the instant of symbol 
detection is displayed in the form of discrete points. 
Fig. 7~1 CONSTELLATION DISPLAY OF 16-QAM 
Observations which can be made from the display relating 
to system imperfections include: 
-"Smearing" of points indicating ISI and noise 
-Displacement of outermost points indicates system non-
1 ineari ties such as AM-PM conversion. 
7.2 Test Descriptions 












The 11 MSK I.F. Synthesizer•• module <see Fig. 4.0) 
control inputs 
independently 









(a) Facilitates unrestricted control of modulation index 
for the purpose of measuring BER for various errors 
in mod. index. These results can then be compared 
with analytical predictions made in Appendix A. 
(b) Provides a possible input point for feedback control 
of modulation index. 
CONTROL f'l Cl o------, 








Fig. 7.2 TEST CONFIGURATION FOR MEASURING BER vs. MOD. 
INDEX ERRORS 
For the above test mod. indexes of interest are: 
(i) For a linear varactor curve: 0,4 < h ~ 0,6. 
Simulating erroneous mod. indexes due to 
a shallower or steeper varactor 
characteristic is achieved by reducing and 
increasing dV respective~y.(See Fig. 
7.3(A)). 
(ii) For the case where the varactor curve may 
not be assumed locally linear. This is 
simulated by reducing dVs and increasing dV2 
(or vice-versa) i.e. 
from: dVs = 0,6/2T and dV2 = 0,4/2T 
to: dVs = 0,4/2T and dV2 = 0,6/2T 
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Fig. 7,3 VARIATIONS IN MOO. INDEX OF INTEREST 
7.2.2 BER vs. Eb/No and BER vs. C/I Tests 
v_ 
The HP 3708A which can control C/N and C/I by adding noise 
and interference respectively to the I.F. signal can be 
used as shown in Fig. 7.4 to measure BER vs. Eb/No and BER 
vs. C/I for the simulated MSK system. 
CONTROL fl Cl o-----. 










Fig. 7.4 BER vs. Eb/No MSK SIMULATION TEST 
7.2.3 Measuring BER Performance under Fading Conditions 
Here the same test configuration as shown in Fig. 7,4 is 
used while including a low noise amplifier <LNA) and 
logarithmic amplifier in front of the demodulator. This 
enables tests to be performed on system performance under 
simulated conditions of multi-path propagation, rainfading 
etc. It also permits the effects of limiting of the log. 
amp. <to be used in the actual system) to be assessed. 












MSK BER vs. bandwidth limitation performance can be 
measured by passing the MSK I.F. signal through a bandpass 
filter before entering the demodulator. 
In addition, combinations of all of the above tests can be 
carried-out simultaneously e.g. MSK noise performance 
measurement under conditions of various band-limitations, or 















INVESTIGATING THE EFFECTS ON MSK PERFORMANCE OF VARIATIONS 
IN MODULATION INDEX 
A.O MSK Demodulation 
In order to investigate the degradation effects caused by 
incorrect modulation index in an MSK system, it is necessary 
to first understand the theoretical operation of an MSK 
demodulator. 
If the MSK signal at the receiver is narrow-band, e.g. at 
I.F. or R.F., then we may describe it by it's pre-envelope 
u<t>: 
u(t) =exp. j{TT(fs+f2 )t+0(t)} • • (1.6) 
Let wo=TT(fs+f2) and let 0(0)=0 or TT be the phase at time 
t=O, then: 
u ( t) = exp. 
exp. 
j ( Wo t + - TT t /2T) 
j (wot• - irt/2T> 
CO S t S T) 
0(0) = 1.: ... CA.1) 
Where the sign within the exponent is: positive for a space 
negative for a mark 
Equation A.1 also holds for the int.erval -TStSO, even if the 
sign within the exponent· (i.e. bit transmitted) changes from 
one interval to the next. 
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Fig. A.O I-CHANNEL COMPONENT FOR ALL PERMUTATIONS OF BITS 
TRANSMITTED DURING 2 CONSECUTIVE 
0(0)=0) 
INTERVALS CFOR 
From Fig. A.O it is evident that Real-part: 
Re{u(t)exp.-jwot} = Re{exp.j(•-ut/2T) = cos<ut/2T> 
for 0(0)=0, and similatly for 0CO>=u: 
Re{u(t)exp.-jwot} = Re{-exp.j(•-ut/2T)} = -cos(ut/2T> 




function Re{u(t)exp.-jwot} depends only on 
not on any other 0CnT). Cn=•-l,•-2 ••• ). The 
can therefore be made between 0(0)=0 or u 
based on the information received during both bit 
intervals: -TStST. 
ALSO: The function Re{u(t)exp.~jwot} may be produced by 
multiplying the incoming MSK signal at I.F. (u(t)) by 
the real-part of a phase-coherent carrier (coswot). 
A matched-filter type receiver structure can be implemented 
by a clocked integrate-and-dump filter in baseband which 
performs: 
J(O) = -rfr cos<ut/2T>Re{u(t)exp.-jwt}dt ••• (A.3) 
deciding: 0(0)=0 for J(0))0 











and: 0<0>=u for J<O><O 
This decision is made every alternate interval pair to yield 
phases 0(2nT) and hence the corresponding bits. 
The other half of the transmitted bits i.e. every alternate 
interval T,3T,5T are yielded from the Q-channel 
(imaginary-part) of the pre-envelope: 
J(T) = of21 sin(ut/2T)lm{u(t)exp.-jwt}dt ••• <A.4) 
deciding: 0CT>=u/2 for J<T>>O 
and: 0<T>=-u/2 for J<T><O 
As can be seen, this decision is taken over the interval 
05t52T. This yields phases 0[(2n-l)TJ. 
With all 0CnT> recovered, the transmitted bitstream· can be 
reconstructed. 
A.1 The Effect of Incorrect Modulation Index on MSK 
Demodulation 
Let the frequency deviation ratio h = Cw1-w2)Tb/2u = 0,5+dh. 
Then t ransmi ss ion of a "space 11 , i.e. w1 for duration Tb wi 11 
result in a linear phase-advance of the "carrier" at 
frequency Wo by: <w1 -wo >Tb = u<0,5+dh) radians. 
<Where wo = Cw1 +w2 )/2) 
Similarly, transmission of a "mark", i.e. w2 for duration Tb 
results in a linear phase-retard= u(0,5+dh) radians. 
Intuitively it is clear 
alternate marks and spaces 
However, strings of marks 
phase error. 
then, that a bit-pattern of 
causes phase errors to cancel. 
or spaces produce a compounding 











Fig. A.1 COMPOUNDING PHASE ERROR FOR 3 CONSECUTIVE "MARKS" 
A.1.0 Manifestation of Phase Errors in Producing Bit 
Errors 
Detection of the received signal phase occurs by 
individual multiplication of the received signal with two 
phase-quadrature carrier signals at frequency wo, 
separating the I- and Q-channel components. 
Note, since variations in modulation index produce 
frequency errors symmetrical about the carrier frequency 
wo = Cw1+w2)/2 = [(w1-dw)+(w2+dw)J/2, errors in extracted 
carrier frequency may be assumed negligible. <This assumes 
local linearity in the varactor v vs. f characteristic.) 
To simplify the calculation of the effects of cumulative· 
phase errors, two cases are considered: 
(a) Assuming zero phase error at time t=O 
Modulation index error dh changes pre-envelope u(t): 
u<t) =f+exp.j[wt•- <0,5+dh>irt/TJ 
l-ex.p.j[wt• - <0,5+dh)irt/TJ 
0<0> =fO ••• <A.5> 
. l ir 
<See Eqn. A.1) 
Equation A.2 therefore becomes: 











Re{u(t) exp.-jwt} = Re{exp.+_j[(O,S+dh)nt/TJ} 
= cost<0,5+dh)nt/TJ 
for 0(0) = O, and: 
Re{u(t) exp.-jwt} = Re{-exp.•_j[(O,S+dh)nt/TJ} 
= -cos[(O,S+dh)nl/TJ 
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Fig. A.2 PHASOR 0(t) LOCUS <-T S t S T) 
The matched-filter correlation performed in Eqn. A3 then 
becomes: 
J(O) = -r/"r cos<nt/2T).[•-cos(rr/2 + rrdh)t/TJdt ••• <A.7) 
(+ indicating 0(0)=0, - indicating 0(0)=n) 
Considering the case 0(0)=0, we find: 
J(Q) = +1/2 -r./r {cos[(l+dh>nt/TJ+cos[(-dh)nt/TJ}dt 
=[T/(l+dh)rrJ.[sin<l+dh>rrJ+[T/dhrrJ.[sinCdhrr)J 











Now, since sin(l+dh)rr = -sin(dh>rr: 
J(O) = [T/dhrr - T/(l+dh)rrJsin<dhrr) ••• <A.8) 
. 
For dh = 0 this gives: J(O) = T 
Now, a decision on whether 0(0) = 0 or rr is made on the 
basis of whether J<O>>O or J<O><O respectively. 
The value of dh for which a bit error will occur after 
only a single bit is therefore that for which: 
J(O) = [T/Cdhrr> - T/(l+dh)rrJsinCdhrr> = 0 
which is true for: [sin(dhrr)J/Cdhrr) = sin(dhrr)/(l+dh)rr 
dh = ·-1,·-2 ••• 
(b) The case of non-zero phase error at time t = 0 
More interesting may be to examine the result of applying 
the matched-filter correlation integral to a phase-shifted 
input signal. That is, the case where dh = 0 has caused a 
compounding phase-shift during the time t<O, causing 
0(0)#0, but shifted b  phase error 0. to 0(0) = 0 •• Then: 
J<O> = -r/r cosrrt/2T.cos<rrt/2T+0. >dt 
= l/2{T/rr[sin(rr+0. >-sin(-rr+0.) J+2Tcos0.} 
= Tcos0. • •• <A.9> 














Fig. A.3 PHASOR 0(t) LOCUS <-T ~ t ~ T> 
(Check: 0. = 0 gives J(Q) ·= T, as before.) 
Therefore, since the decision threshold for J(Q) = O, the 
required phase error to cause a bit decision error is: 
0. ~ + - lT/2 
Since a modulation index error dh produces a phase error: 
0. = +lTdh for a " s p a c e'" , and 
0. = -Tidh for a "mark", 
it can be deduced that in general , a bit error is produced 
after M marks and S spaces where: 
IM-Sldh 2! 1/2 ••• CA.10) 
Provided long strings of marks or spaces are avoided, and 
as long as purely random data is transmitted (i.e. 
probability P<l>=P<O>=l/2), the value IM-SJ can never 
exceed a certain value IM-Sf"Ax. Now, provided dh is 
controlled to a level below 1/C2fM-Sl"Ax ), no bit errors 
will occur as a result of incorrect modulation index. 
A.1.1 Reducing the probability of long strings of "marks" 
or "spaces" in the transmitted bitstream 
A simple mechanism for 
identical modules at the 
achieving this is to introduce 
transmitter and r~ceiver which 






















perform the following function: The number of consecutive 
bits of equal state (i.e. mark or space) in the bitstream 
is counted. As soon as the count reaches some threshold 
e.g. 4 bits, the module inverts the bitstream, converting 
marks to spaces and vice versa. Since the identical 
function is performed twice, the nett effect on the 
transmitted data is nil. However, it reduces (but doesn't 
exclude) the number of strings of marks or spaces of 
lengt'h > 4 passing between modulator and demodulator. Fig. 
A.4 illustrates how a string of length> 4 bits could 
still occur between modulator and demodulator. 
s = spa.ce 
M = Inverted Ma.rk 
Fig. A.4 BIT SEQUENCE PRODUCING A STRING OF LENGTH > 4 
Intuitively it is obvious that the operation has the 
important effect of reducing fM-Sl"u. However, in order 
to calculate a limit for the permissible error in 











modulation index dh to avoid bit errors, an indication of 
the actual value of IM-Sl"u is required. 
Examining the probability distribution function <PDF> of 
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Fig. A.5 PDF OF THE DECIMAL VALUE OF A 4-BIT "PACKET" 
PCO> =·P<l> = P<2> = P(3) = • • • = 1/16 





string)=PCO then 15>+P<15,0) 
II )=PC0,15,0)+PC15,0,15> 
II )= 1, 1 10- 7 
II )= 7,5 10- 9 
= 2.1/16.1/16 = 2/256 
= 2. 1/ 163 
Clearly there is no IM-Sl"Ax, however the probability of a 
28-bit string (i.e. IM-Sl=28) is << the required BER. 
It is therefore necessary to ensure that dh S 1/2.28 (see 
eqn. A.10). That is, dh"u = 0,018 
h must therefore be controlled to within 0,018/0,5 = 3,6% 
of it's nominal value, or: 
0,482 s h < 0,518 
NOTE 
This analysis assumes that once 0. has exceeded n/2 
radians and produced a bit error, it's value is reset to 
zero. Although this obviously doesn't happen in practice, 
it is a simple way of representing the possible reduction 











of phase error caused by the compensating effect of shifts 
in the extracted carrier's phase. That is, shifts in the 
I-Q channel axis system orientation to allign with the 
signal phase, effectively eliminating 0 •• It will later be 
shown how such shifts may occur, as well as how they can 
be dependent on both modulation index and bit-pattern. 
A.1.2 Investigating the system's ability to recover once 
accumulative phase error has exceeded n/2 radians 
The only conceivable ways in which the system may recover 
(i.e. reduce 0. below the n/2 threshold level) are the 
following: 
(a) The polarity of <M-S) reverses for sufficiently long 
to diminish I 0. I < n /2. 
(b) The variation in the phase of the coherent carrier 
extracted at the receiver may have a compensating or 
11 zeroing 11 effect on phase error. If this in fact 
occurs, since it is a continuous process it would 
erode 0, constantly. 
The influence of bit-pattern and modulation index on 
extracted carrier phase 
Discontinuous FSK, as shown in Fig. A.6, is generated 
by switching to the output the signal from one of two 
free-running oscillators, under control of the input 
bit-pat tern. If frequencies ft and f2 are subsequent 1 y 
extracted from the FSK signal, the phase of these 
extracted carriers is totally independent of the bit-
pattern used to produce the FSK signal. 











Fig. A~6 DISCONTINUOUS FSK 
Continuous phase 
generated by applying 
control-input of a VCO. 
continuous, the phase 
FSK, 
the 
as shown in Fig. A.7 is 
input bit-pattern to the 
Since the output waveform is 
is continuous and the signal 
bandwidth is thus narrower than for the discontinuous 
case (as described in Chapter 1). 
0 0 0 
CP-FSK I 
s~'i~~ r (\ ~ (\ fY (\ (\ '(\ . 
V~\J\J V \T\I' t 
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Fig. A.7 CONTINUOUS PHASE FSK <MOD. INDEX hs > 
Note that relative phase-shifts occur between one 
"burst" of the fs carrier and the next in the CP-FSK 
waveform (see Fig A.7). The same is also true for the 
f2 carrier. This results from not permitting phase-
discontinuities at bit-transition instants. 
Adjustments in the phase of the fs and f2 components 











are necessary to maintain cont~uous ~hase in the FSK 
signal. This inevitably causes phase changes in the ft 
and f2 carriers extracted at the receiver. The phases 
of the extracted carriers are therefore modified in 
accordance with the bit pattern. 








0 0 0 ' 
Fig. A.8 CP-FSK WITH MOD. INDEX h2 > ht 
t 
t 
Note that the phase-shifts encountered by carriers ft 
and f2 are different for a different value of 
modulation index. 
It is important to note that the type of carrier phase-
adj ustment described above occurs at bit-transitions only. 
Cumulative phase-errors, on the other hand have been shown 
to occur for long strings 
the likelihood that this 
of l's or O's. This diminishes 
mechanism of phase adjustmen~ 
would tend to diminish cumulative phase-errors. However, 
the possible existence of other compensating phase-shift 
phenomena 
cannot be 
in such a 
excluded. 
phase-coherent mo du 1 at ion . scheme 
These may involve phase-shifts 
occurring during changes in mod. index etc. 































The LM161/LM261/LM361 is a very high speed 
differential input, complementary TTL output 
voltage comparator with improved characteristics 
over the SE529/NE529 for which it is a pin-for-pin 
. replacement. The device has been optimized for 
Features 
• Independent strobes 
• Guaranteed high speed 20 ns max 
• Tight delay matching on both outputs 
• Complementary TTL outputs 
greater speed performance arid lower input. offset 
voltage. Typically delay varies only 3 ns for 
over-drive variations of 5 mV to 500 mV. It may 
be operated from op amp supplies (± 15V). 
• Operates from op amp supplies ±15V 
Comp'r~mentary outputs having minimum skew 
are provided. Applications involve high speed 
analog to digital converters and zero-crossing 
detectors in disc file systems. 
Schema.tic and Connection Diagrams 
• low speed variation with overdrive variation 
• Low input offset voltage 
• Versatile supply voltage range 
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. ·\'- TOPVllW 
Order Number LM161J, LM261J 
or LM361J 
See NS Package J14A 
Order Number LMJ61N 
Sea NS Package N14A 
Metal Can Package .. 
ounut 1 
TOP YllW 
Order Number LM161H, LM261H 
or LMJ61H 











Absolute Maximum Ra lings Operating Conditions 
MIN TYP 
Positive Su'pply Voltage, v• + lGV Supply Voltage v• 
Negative Supply Voltage, v- -16V LM161/LM261 5V 
Gate Supply Voltage, V cc +7V LM361 5V 
Output Voltage +7V Supply Voltage v-
Differential Input Voltage !5V LM161/LM261 -6V 
Input Common Mode Voltage !6V LM361 -6V 
Power Dissipation 600mW Supply Voltage V cc 
Storage Temperature Range -65°c to+ t50°c LM161/LM261 4.5V 5V 
Operating Temperature Range TMIN TMAX LM361 4.75V 5V 
LM161, -55cC to +125'C 
LM261 -25°C to +85°c 
LM361 o•c to + 10°c 
Lead Temperature (Soldering, 10 sec) 300°C 
For Any Device Lea~ Below V - 0.3V 
l 
Electrical Characteristics 1v•. +IOV, Vee. +5V, v-. -IOV. TMIN s TA s TMAX• unless noted) 
LIMITS 
PARAMETER CONDITIONS LM161/LM261 LM361 
MIN TYP MAX MIN TYP MAX 
Input Offset Voltage l 3 1 5 
Input Bias Current TA= 2s
0 c 5 - 10 
20 30 




3 I 5 
Voltage Gain TA= 2s·'c 3 J 
Input ResistancP. TA • 2s·c. 1 • l kH1 \ 20 20 
Logical "l" Output Voltage 
Vee · 4.75V. 
2.4 3.3 2.4 3.3 lsuuRcE ~ -.5 mA 
Logical "O" Outµut Voltage Vee '4.75V, .4 .4 
151\.,1( - 6.4 mA 




Strobe lnµut "O" Current . Vee 
5 '15V, 
1.6 -1.6 
VstRou1 · .4V 
Strobe lnµut "O" Voltage Vee· 4.75V .B .8 
Strobe Input "1" Voltage Vee • 4.75V '} 2 . 
Output Short Circuit Cuirent Vee • 5 25V, V.,.,, ov 18 55 t8 55 
v+ = 10V. V. ' .. lOV, 
Supply Current 1+ Vee = 5.25V, 4.5 
·65"C <::TA <; l 25°C 
v• = 1ov. v · • -1ov. 
Supply Current 1+ ; Vee = 5.25V, 5 ., 
.. o·c ~TA ~ 10°c 
v+ • lOV. V- • -lOV. 
Supply Current I - Vee = 5.25V. 1& 
I 
55"c...:: TA...:: 125"c . 
v• • lOV. v- a ·lOV. 
-Supply Current I Vee = 5.'15V, 10 
·' 0°c ~TA ~ 10°c 
' v• = 1ov. v- = -tov. 
Supply Current Ice Vee = 5.25V. 18 
-ss•c $TA$ 125°c 
v• a 10V. V- • -10V, 
Supply Current Ice Vee • 5.25V, . 20 
.' 0°c <TA ~ 10°c 
TRANSIENT RESPONSE v,N = 50 mV Overdrive 
Propagation Delay Time (tpdloll. TA=25°C 14 20 14 20 
Propagation Delay Time (tpo111I T .. = 2s 0 c 14 20 14 LO 
Delay Between Output A and B TA • 2s
0 c 2 5 2 5 
Strobe Delay Time (tpotoil T .. = 2s 0 c 8 8 
Strobe Delay Time lt0 d 111 1 T .. • 2s
0

















































300 MHz LOW NOISE AMPLIFIER 
This monolithic integrated circuit contains three very 
high performance transistors and associated biasing 
components in an eight-lead T0-5 package forming a 
300 MHz low noise amplifier. The configuration employ-
ed permits maximum flexibility with minimum use of 
external components. The SL 560C is a general-purpose 
low noise, high frequency gain block. 
FEATURES 
(Non-simultaneous) 
• Gain up to 40 dB 
• Noise Figure Less Than 2 dB (RS 200 ohm) 
• Bandwidth 300 MHz 
• 
• 
Supply Voltage 2-15V (Depending on 
Configuration) 
Low Power Consumption 
APPLICATIONS 
• Radar IF Preamplifiers 
• Infra-Red Systems Head Amplifiers 
• Amplifiers in Noise Measurement Systems 
• Low Power Wideband Amplifiers 
• Instrumentation Preamplifiers 
• 50 ohm Line Drivers 
• Wideband Power Amplifiers 
• Wide Dynamic Range RF Amplifiers 
• Aerial Preamplifiers for VHF TV and FM Radio 
H4PUT-
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Test Conditions (unless otherwise stated): 
Frequency 30 MHz 
Vee 6V 
Rs= AL= 500 
TA = 25°C 
Test Circuit: Fig. 6 
Characteristic 
Small signal voltage gain 
Gain flatness 
Upper cut-off frequency 
Output swing 






Three high performance transistors of identical geo-
metry are employed. Advanced design and processing 
techniques enable these devices to combine a low base 
resistance (Rbb') of 17 ohms (for low noise operation) 
with a small physical size - giving a transition frequen-
cy, fr, in excess of 1 GHz. 
The input transistor (TR1) is normally operated in 
common base, giving a well defined low input imped-
ance. The full voltage gain is produced by this transis-
tor and the output voltage produced at its collector is 
buffered by the two emitter followers (TR2 and TR3). 
To obtain maximum bandwidth the capacitance at the 
collector of TR1 must be minimised. Hence, to avoid 
bonding pad and can capacitances, this point is not 
brought out of the package. The collector load resistance 
of TR1 is split, the tapping being accessible via pin 5. If 
required, an external roll-off capacitor can be fixed to 
this point. 
The large number of circuit nodes accessible from the 
outside of the package affords great flexibility, enabling 
the operating currents and circuit configuration to be 
optimised for any application. In particular, the input 
transistor (TR1) can be operated in common emitter 
mode by decoupling pin 7 and using 6 as the input. In 
this configuration, a 2 dB noise figure (Rs= 200 0) can 
be achieved. This configuration can give a gain of 35dB 
with a bandwidth of 75 MHz (see Figs. 8 and 9)or, using 
feedback, 14 dB with a bandwidth of 300 MHz (see Figs. 
10and 11). 
Because the transistors used in the SL 560C exhibit a 
high value of fr, care must be taken to avoid high 
frequency instability. Capacitors of small physical size 
should be used, the leads of which must be as short as 
possib;e to avoid oscillation brought about by stray 
inductance. The use of a ground plane is recommended. 
urther applications information is avaiable in the 
























dB 10 MHz - 220 MHz 
MHz 
dBm Vee= 6V} See Fig. 5 dBm Vee= 9V 
dB Rs = 2000 
dB Rs= 500 
30 mA 
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~ \ 
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Fig. 4 Frequency response. small signal gain 
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Fig. 5 Frequency response. output capability (loci of maximum 














WIDEBAND LOG IF STRIP AMPLIFIER 
The SL 1613C is a bipolar monolithic integrated circuit 
wideband amplifier intended primarily for use in succes-
sive detection logarithmic IF strips, operating at centre fre-
quencies between 1 OM Hz and 60MHz. The devices pro-
vide amplification, limiting and rectification. are suitable for 
direct coupling and incorporate supply line decoupling. 
The mid-band voltage gain of the SL 1613C is typically 
12dB. 
FEATURES 
• Well Defined Gain 
• 4.5dB Noise Figure 
. OtPEARTH 08 O/PEARTH 
+V 1 7 BIAS 
RF OUTPUT l 6 INPUT 
DET OUTPUT 4 5 l!PEARTH 
Fig. 1 Pin connections (top) 
ABSOLUTE MAXIMUM RATINGS 
DPS 
• High l/P Impedance Storage temperature range 
Operating temperature range 
Maximum instantaneous voltage 
- 55°C to +125°C 
• Low O/P Impedance 
• 150MHz Bandwidth 
• On-Chip Supply Decoupling 
at video output 
Supply voltage 
• Low External Component Count 
APPLICATIONS 
• Logarithmic IF Strips with Gains up to 1 OBdB and 
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Test conditions (unless otherwise stated): 
TA= +22°C ±2°C 
Supply voltage = +6V 
DC connection between input and bias pins 
Characteristic 
Voltage gain 
Upper cut-off frequency (Fig. 3) 
Lower cut-off frequency (Fig. 3) 
Propagation delay 
Max. rectified video output current (Figs. 4 and 5) 
Variation of gain with supply voltage 
Variation of maximum rectified output 
current with supply voltage 
Maximum input signal before overload 
Noise figure (Fig. 6) 

















14 dB f=30MHz, R5 =100,CL =BpF 
MHz Rs=100, CL =BpF 
MHz Rs=100, CL =BpF 
ns 
1.3 mA f=60MHz, V;0 =500mV rms 
dBN 
%V 
Vrms See Note 1. 
dB f=60MHz, R5 =4500 
Vp-p 
20 mA 
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Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still 
have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to 
be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office 
for details of current status. 
SL6440A&C 
HIGH LEVEL MIXER 
The SL6440 is a double balanced mixer intended for use in 
radio systems up to 150MHz. A special feature of the circuit 
allows external selection of the DC operating conditions by 
means of a resistor connected between pin 11 (bias) and Vee. 
When biased for a supply current of 50mA the SL6440 otters 
a 3rd order intermodulation intercept point of typically 
+30dBm, a value previously unobtainable with integrated 
circuits. This makes the device suitable for many 
applications wh.ere diode ring mixers had previously been 
used and otters the advantages of a voltage gain, low local 
oscillator drive requirement and superior isolation. 
The SL6440C (in a 16-lead OIL plastic package) is 
specified for operation from -30°C to +85°C; the SL6440A (in 
ceramic) has a military temperature range specification. 
FEATURES 
• • • • 
+30d8m Input Intercept Point 
+1 SdBm Compression Point (1 dB) 
Programmable Performance 
-55°C to +125°C Temperature Range 
Fig. 1 Pm connectt0ns - top view 
ABSOLUTE MAXIMUM RATINGS 
Supply voltage and output pins: 15V 
Power dissipation (package limitation): 1200mW 
(Derate above 25° C: BmWI° C) 
Storage temperature range: -65° C to + 1500 C 




• • • 
Mixers in Radio Transceivers 
Phase Comparators 
Modulators 
PACKAGE THERMAL DATA- BOTH PACKAGES 
Thermal resistance: Junction-Ambient: 125° C/W 
Junction-Case: 400 C/W 
ELECTRICAL CHARACTERISTICS 
Test conditions (unless otherwise stated): 
Time constant: Junction-Ambient: 1.9 mins. 
Max. chip temperature: 1500 C 
Vcc1 = 12V; Vcc2 = 10V; Ip= 25mA; Tamb = -55°C to +125°C (SL6440A), -30°C to +85°C (SL6440C) 
Local oscillator input level = OdBm: Test circuit Fia. 2. 
Characteristic 
V=-h•<> 
Min. Typ. Max. Units 
Conditions 
Signal frequency 3dB point 100 150 MHz 
Oscillator frequency 3dB point 100 150 MHz 
3rd order input intercept point +30 dBm 
Third order intermodulation distortion -60 dB ( Two OdBm input Second order intermodulation distortion -75 dB Signals 
1dB compression point 15 dBm Vcc1 = 15V Vcc2 = 12V 
12 dBm Vcc1 = 12V Vcc2. = 10V 
Noise figure 11 dB Fig.a test circuit 
Conversion gain -1 dB 50!'2 load Fig.2 
Carrier leak to signal input -40 dB Test circuit Fig.8 
Level of carrier at IF output -25 dBm See applications information 
Supply current 7 mA fp = 0 
Supply current (total from Vcc1 & Vcc2.) 60 mA 
Local oscillator input 100 250 500 mVrms Ip= 35mA 
Local oscillator input impedance 1.5 kO 
Signal input impedance 500 n Single ended 
1000 n Differential 













The SL6440 is a high level mixer designed to have a linear 
RF performance. The linearity can be programmed using the 
lppin(11). 
The output pins are open collector outputs so that the 
conversion gain and output loads can be chosen for the 
specific application. 
Since the outputs are open collectors they should be 
returned to a supply Vcc1 through a load. 
The choice of Vcc1 is important since it must be ensured 
that the voltage on pins 3 and 14 is not low enough to saturate 
the output transistors and so limit the signal swing 
unnecessarily. If the voltage on pins 3 and 14 is always 
greater than Vcc2 the outputs will not saturate. The outpuf 
frequency response will reduce as the output transistors near 
saturation. 
Minimum Vcc1 (Ip x AL) + Vs + Vcc2 
where Ip programmed current 
AL DC load resistance 
Vs max signal swing at output 
if the signal swing is not known: 
minimum Vcc1 = 2 (Ip x AL) + Vcc2 
In this case the signal will be limiting at the input before the 
output saturates. 
The device has a separate supply (Vcc2) for the oscillator 
buffer (pin 4). 
OUT PU~ ;;r;,o 1,,, 
Fig.2 Typical application and test ctrcwt 
•10 ...---.---....--....... ---..--....... --...---..--
WANTED OUTPUT 
LO•J1.41i1HtOdlm 
-101----+---+---+---t--RF P • JOMH1 OdBm 
l0.01MH1019M 
PROGRAMMING CURRENT (rnA) 
Fig.4 Intermodulation v. programming current 
166 
The current (Ip) programmed into pin 11 can be supplied 
via a resistor from Vcc1 or from a current source. 
The conversion gain is equal to 
G _ AL Ip . dB - 20 Log 
1 56
_6 Ip 1 0_07851 for single-ended output 
GdB = 20 Log 55_6
2
1:: 6P07851for differential output 
Device dissipation is calculated using the formula 
mW diss = 2 Ip Vo + Vp Ip + Vcc2 Diss 
where Vo = voltage on pin 3 or pin 14 
Vp = voltage on pin 11 
Ip = programming current (mA) 
Vcc2 Diss= dissipation obtained from graph(Fig.5) 
As an example Fig. 7 shows typical dissipations assuming 
Vcc1 and Vo are equal. This may not be the case in practice 
and the device dissipation will have to be calculated for any 
particular application. 
Fig. 4 shows the intermodulation performance against Ip. 
The curves are independent of Vcc1 and Vcc2 but if Vcc1 
becomes too low the output signal swing cannot be 
accommodated, and if Vcc2 becomes too low the circuit will 
not provide enough drive to sink the programmed current. 
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The currer\t in pin 14 is equal to the current in pin 3 which is 














LF155/LF156/LF157 Series Monolithic 
JFET Input Operational Amplifiers 
LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current 
LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band 
Bl·FET Technology 
LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated (AvMIN = 5) 
General Description · · · , 
These are the first monolithic JFET input operational 
amplifiers to incorporate well matched, high voltage · 
JFETs on the same chip with standard bipolar transistors 
(Bl-FET Technology). These amplifiers feature low input 
bias and offset currents, low offset voltage and offset 
voltage drift, coupled with offset adjust which does not 
degrade drift or common-mode rejection. The devices 
are also designed· for high slew rate, wide bandwidth, 
extremely fast settling time, low "voltage and current 
. hoise and a low 1 /f noise corner. 
Advantages I 
• Replace expensive hybrid and module FET op amps 
• Rugged JFETs allow blow-out free handling compared 
with MOSFET input devices 
• Excellent for low noise applications using either high 
or low source impedance-very low 1/f corner 
• Offset adjust does not degrade drift or common-mode 
• Photocell amplifiers 
• Sample and Hold circuits 
Common Features . . ~ 
(LF155A, LF156A, LF157A) 
• Low input bias current 
• Low Input Offset Current 
• High input impedance 
• Low input offset voltage 
• Low input offset voltage temperature 
drift 
• Low input noise current · 
• High common-mode rejection ratio 










rejection as in most monolithic amplifiers · 
• New output stage allows use of large capacitive loads 
(10,000 pF) without stability problems 
LF155A LF156A LFl 57A 
(Av= 5) 
UNITS 
• Internal compensation and large differential input 
voltage capability 
Applications 
• Precision high speed integrators 
• Fast D/A and A/D converters 
• High impedance buffers 
•. Wideband, low noise, low drift amplifiers 
• Logarithmic amplifiers 
Simplified Schematic 




• Fast slew 
rate 5 
• Wide gain 2.5 
bandwidth 




























bsolute Maximum Ratings LF155A/6A/7A 
t22V 
wer Dissipation (Pd at 25°C) 
d Thermal Resistance (8 JAi (Note 1 I 
TJMAX 
(H Package) 150°C 
(N Package) 
(H Package) pd 670mW 
BjA 150°C/W 
IN Package) pd 
BjA 
ifferential Input Voltage t40V 
put Voltage Range (Note 2) t20V 
utput Short Circuit Duration Continuous 
orage Temperature Range -65°C to +150°C 
ad Temperature (Soldering, 10 seconds) 300°C 










Input Offset Voltage 
Average "!'C of Input 
Offset Voltage 
Change in Average TC 
with Vos Adjust 
Input Offse.t Current 
Input Bias Current 
Input Resistance 
Large Signal Voltage 
Gain 
~utput Voltage Swing 












Rs= son. (Note 41 
Ti .. 2s0c.' IN~te~· 3:·5;~ 
Tj~THIGH 
TJ = 2S°C, (Notes 3, SI 
.! ~ ~ !.H!~!"l.-.~----
T J • 2S°C 
Vs'" ±15V, TA,. 25~C 
Vo .. ±10V, AL• 2k • 
Over Temperature 
Vs• ±15V, AL• 10k 
Vs• ±15V, AL• 2k 
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C Electrical· Characteristics TA= 2s0 c. vs= ±1sv 
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-65°C to +150°C 
300°C 
LF355A/6A/7A 
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LF155A/355A LF156A/356A LF157A/357A 
UNITS PARAMETER CONDITIONS . 




Settling Time to 0.01% (Note 7) 
Equivalent Input Noise Rs= 10011 
Voltage · f = 100 Hz 
f=1000Hz 
Equivalent Input f • 100 Hz 
Noise Current f .. 1000 Hz 
MIN :TYP MAX MIN TYP MAX MIN TYP MAX 
3 
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HIGH SLEW RATE OPERATIONAL AMPLIFIERS 
The SL541 is a monolithic amplifier designed for optimum 
pulse response and applications requiring high slew rate 
with fast settling time to high accuracy. The high open loop 
gain is stable with temperature, allowing the desired closed 
loop gain to be achieved using standard operational 
amplifier techniques. The device has been designed for 
optimum response at a gain of 20dB when no compensation · 
is required. The SL541B has a guaranteed input offset· 
voltage of ±SmV maximum and replaces the SL541C. 
The SL541B is tested in two circuit applications (A and 8). 
FEATURES 
• High Slew Rate: 175V I µs 
• Fast Settling Time: 1 % in 50ns 
• Open Loop Gain: 70dB (SL5418) 
• Wide Bandwidth: DC to 1 OOMHz at 1 OdB Gain 
• Very Low Thermal Drift: 0.02dB/°C 
Temperature Coefficient of Gain 
Guaranteed 5mV input offset maximum 
Full Military Temperature Range (OIL Only) 
Package: 10 Lead T0-5 
14 Lead OIL Ceramic 
APPLICATIONS 
Wideband IF Amplification 
Wideband Video Amplification 
Fast Settling Pulse Amplifiers 
High Speed Integrators 
D/A and A/D Conversion 
Fast Multiplier Preamps 
ABSOLUTE MAXIMUM RATINGS 
Supply voltage (V + to V-) 24V 
Input voltage (Inv. l/P to non inv. l/P) +9V 
Storage temperature -55 °C to + 175 °C 
Chip operating temperature +175°C 
Operating temperature: T0-5: -55°C to +85°C 











EARTH -Vee SUP1'lY 
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(TOP VIEW) DG14 
Fig. 1 Pin connections 
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Test conditions (unless otherwise stated): 
Tamb = 25° C 
Re= 00 
Test circuits: see Fig.8 
Characteristic 
Static nominal supply current 
Input bias current 
Input offset voltage 
Dynamic open loop gain 
Open loop temperature coefficient 
Closed loop bandwidth (-3dB) 
Slew rate (4V peak) 
Settling time to 1 % 





Maximum output current 





Supply line rejection 
( -1-ve) 
(-ve) 
Input offset current 
Common mode rejection 


























lie Cc RATE TIME 
(nl (pf) !V/~tl (na) 
* 
tOO 22 140 50 
22 10 10 so 









Performance graphs - gain v. frequency (load= 














Units Condi Hons 
Typ. Max. 
16 21 mA -
7 25 µA 
5 mV 
54 dB 6000 load 
71 dB 
-0.02 dB/°C 
100 MHz X10 gain 
175 V/µs X10 gain 
50 100 ns 
5.7 v 
-1.9 -1.5 v 
3.0 v 












The SL541 may be used as a normal, but non 
saturating operational amplifier, in any of the usual 
configurations (amplifiers, integrators etc.), provided 
that the following points are observed: 
1. Positive supply line decoupling back to the output 
load earth should always be provided close to the 
device terminals. 
2. Compensation capacitors should be connected 
between pins 4 and 5. These may have any value 
greater than that necessary for stability without 
causing side offsets. 
3. The circuit is generally intended to be fed from a 
fairly low impedance ( < 1k0), as seen from pins 6 
and 9 - 100 0 or less results in optimum speed. 
4. The circuit is designed to withstand a certain 
degree of capacitive loading (up to 20pF) with 
virtually no effect. However, very high capacitive 
loads will cause loss of speed due to the extra com-
pensation required and asymmetric output slew rates. 
5. Pin 10 does not need to be connected to zero volts 
except where the clipping levels need to be defined 
accurately w.r.t. zero. If disconnected, an extra ±0.5 
volt uncertainty in the clipping levels results, but the 
separation remains. However. the supply line rejection 











Model 3708A General Information ~ 











Model 3 708A General Information 
Table 1-1 Specifications 
Except where otherwise indicated, the following para-
meters are warranted performance specifications. Para-
meters described as "typical" or "nominal" are sup-
plemental characteristi
0
cs which provide a useful indi-
cation of typical. but non-warranted performance 
characteristics. All specifications are guaranteed over 
an ambient temperature of 0° to 55°C, except where 
otherwise stated. 
NOISE GENERATION 
Band-limited white noise, available as "noise only" 
(Noise Output connector) or as "noise+ carrier" (IF 
Output connector)_ 
Level range of noise 
At Noise Output connector (max output 6 dB lower at 
IF Output)_ 
+6 to -80 dBm (filter-dependent, see table below); 
-70 dBm/Hz (filter-dependent, see table below) to 
-154 dBm/Hz_ 
Absolute accuracy of noise power 
(l\loise Output connector) 
After calibration of power meter with the 0 dBm refe-
rence tone (70 or 140 MHz). 
± 0:25 dB in range +6 to -10 dBm output power at 
23 ± 3°C; 
± 0.5 dB in range +6 to -55 dBm output power. 
Band-limiting filters 
The noise bandwidth of each instrument filter set is 
individually measured and stored in non-volatile memory_ 
Values given below are typical and individual instru-
ments will show different values on the front panel 
display. 
Noise bandwidth accuracy: ± 0.15 dB± 2.5%_ 
Frequency Flatness Noise Typical 
Bands (wrt centre Bandwidth" Temperature 
(MHz} frequency} (MHz} Stability 
(dB} Id Bf Cl 
70 i 5 i 0.3 18 0.001 
70 f 20 i 0.4 60 0.001 
140 i 40 i 0.5 125 0.001 
10 to 200 i 0.8 215 0.0015 
•Nominal values. will vary for individual instruments. 
Crest factor 















C/N power ratio (IF Output connector) 
Range -10 to 60 dB. 
Accuracy: 
Over range C = +1 to -5 dBm, C/N = 10 to 30 dB, 
23 ± 3°C. 
± 0.3 dB for 70 ± 20 MHz filter; 
± 0.35 dB fpr 140 ± 40 MHz filter. 
Over range C = +5 to -40 dBm, N = 0 to -45 dBm, 
C/N = 0 to 40 dB. 
± 0.5 dB for all filters. 
Typical results as shown in graph below. 
dB 
0.5 - - - - - - ~ - - - - - • - • - - • - ; - - - - - - - Soec . . . . . . 0.4 
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Response time (tracking speed) 
. Typically 10 ms for a carrier power change~± 5 dB. 
INTERFERENCE SIGNAL INPUTS 
The HP 3708A offers two distinct facilities for inter-
ference tests. Both are broadband inputs. with a fre-
quency range of 10 to 200 MHz. 
AUXILIARY INTERFERER INPUT (rear panel) 
Provides a fixed-loss path to the IF Output (but not to 
the Noise Output)_ 
Flatness 
70 ± 20 MHz:± 0.2 dB with respect to 70 MHz. 
140 ± 40 MHz:± 0.6 dB with respect to 140 MHz. 
Loss to IF Output 
Typically 15 dB. 
INTERFERER {I) INPUT (front panel. common to 
Ext Filter Input) 
Valid interferer input power 
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Table 1-1 Specifications (continued) 
C/I power ratio 
Range: -10 to 60 dB. 
Accuracy: 
Over range C = +1 to -5 dBm, C/I = 10 to 30 dB, 23 ± 
3°C. . 
± 0.3 dB for 70 ± 10 MHz interferer; 
.± 0.35 dB for 140 ± 10 MHz interferer. 
Over range C = +5 to -40 dBm. I= 0 to -45 dBm, 
C/I = 0 to 40 dB. 
± 0.5 dB for interferer tone 70 ± 20 MHz; 
± 0.6 dB for interferer tone 140 ± 40 MHz. 
Typical results as shown in graph below 
dB 
0.5 - - - - - - ,- - - - - - - - - - - - ; - - - - - - - - - Spec. 
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Flatness of interference path 
70 ± 5 MHz:± 0.1 dB with respect to 70 MHz. 
70 ± 20 MHz:± 0.4 dB with respect to 70 MHz. 
140 ± 40 MHz:± 0.4 dB with respect to 140 MHz 
10 to 200 MHz: 1 dB pk-pk 
Response time 
Typically 10 ms for a carrier power change± 5 dB. 
CARRIER PATH 
The carrier path is specified from IF Input to IF Output. 
Gain (at 70 MHz) 
O ± 0.4 dB (typically 0 ± 0.1 dB). 
Flatness 
70 ± 20 MHz:± 0.2 dB with respect to 70 MHz 
(typicaily ± 0.1 dB). 
140 ± 40 MH.c ± 0.3 dB with respect to 140 MHz 
(typically± 0.1 dB). 
Group delay 
0.2 ns for ranges 70 ± 20 MHz, 140 ± 40 MHz. 
3rd order intercept point 
Typically +29 dBm. 
1-4 
POWER MEASUREMENT 
Specifications apply to Power Meter input only. 
Measurement range 
+6 to -55 dBm. 
Absolut~ Accuracy 
± 0.3 dB at 0 dBm, 70 MHz; 
(± 0.15 dB at 0 dBm, 23 ± 3°C, 70/140 MHz after 
calibration using reference tone - see below). • 
Flatness 




Measured at 70 MHz. 
+5 to -35 dBm: ± 0.1 dB (typically± 0.05 dB). 
-35 to -45 dBm:± 0.3 dB. 
REFERENCE TONE OUTPUT 
Frequency 
70/140 MHz crystal-controlled oscillator, front-panel 
selectable. Other frequencies available on special order. 
Level 
0 dBm ± 0.15 dB. 
Factory-set to 0 dBm± 0.05 dB at 23 ± 3°C. 
Harmonic content 
<-25 dBc. 
INSERTION LOSS MEASUREMENT 
Accuracy 
± 0.2 dB at 70 or 140 MHz. 
Range 
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Table 1-1 Spt>cifications (continued) 
NOISE BANDWIDTH MEASUREMENT 
Accuracy 
± 0.4dB±10% (includes insertion loss measurement 
accuracy of± 0.2 dB). 
Range 




Addressable; factory-preset address 8, selected by rear-
panel switch. 
Load 
One bus load. 
Local switch 
Allows switching from remote to local control, except 
when controller has issued a local lockout command. 
Interface functions subset 
SH1, AH1, T6, l4, SR1, R L1, PP!J, DC1. DT1, C!J. 
GENERAL 
Connectors 
All signal connectors in the HP 3708A are BNC type and 
Options 
In the HP 3708A standard instrument, all signal con-
nectors impedances are 75Q nominal, unbal to gnd. 
Reference tone oscillator frequency is 70/140 MHz, 
selectable from the front panel. Reference tone oscillator 
frequencies other than the standard values are available 
on a special order basis. 











0.1 10 100 
Noise Bandwidth 
have a return loss> 26 dB (except the rear-panel Aux 
Interferer input, with a return loss of 18 dB, typically). 
Power supply 
Input voltages: 100/120/220/240V ac. 
Tolerance: +5to -10%. · 
Frequency: 48 to 66 Hz. 
Power consumption: 150VA max. 
Dimensions (including connectors and feet) 
145mm (5.75 in) high; 425 mm (16.75 in) wide; 
540 mm (21.2 in) deep. 
Weight 
16 kg (35 lb), net; 29 kg (63 lb). shipping. 
Environment 
0° to 55°C operating; -40° to 75°C, storage. 
are 50Q nominal, unbal to gnd. 
801: PROTECTIVE FRONT COVER. 
907: FRONT HANDLE KIT: adds front handles to the 
HP 3708A. Options 801 and 907 cannot be fitted 
at the same time. 
908: RACK FLANGE KIT: enables the HP 3708A to 
be secured in a 483 mm (19 in) rack. 
909: RACK AND HANDLE KIT: combination of 
Options 907 and 908. 























Model 3764A General lnforma tion 
Table 1-1 SPECIFICATIONS 
Except- where otherwise indicated the following parameters are warranted performance specifications. Parameters described as 





Format: Coded Mark lnversion·(CMll. 
Rate: 139.264 Mbit/s. 
Impedance: nominal 75n unbalanced to GND. 
Levels:+ and - 0.5V ± 10%. 
Transition Times: < 2 ns into 75n. 
Transition Tolerance (139.264 MHz internal clock): 
negative transitions ± 100 ps; 
coincident positive transitions ± 500 ps; 
mid-period positive transitions ± .350 ps. 
Overshoot/Preshoot: < 5% of pulse amplitude. 
Protection: open/short circuit protected, maximum voltage 
± 6V short term. 
BINARY 
Clock Output 
Format: squarewave, 50% ± 10%duty cycle on internal clock. 
Impedance: low, unbalanced. 
Amplitude: nominal ECL levels. 
. Jitter (Jitter Generator off): < 0.5% period +50 ps pk-pk 
(e.g.< 0.005 UI pk-pk at 1 kHz;< 0.0135 UI pk-pk at 170 
MHz). 
External Load: 75n to -2V, de coupled; 75!1. to GND, ac 
coupled. 
Gener.ator Clock Monitor Output (Rear Panel) 
Source: internal or external clock. 
Fot"mat: when the jitter generator is used this clock output 
will not be jittered by it. 
Impedance: low, unbalanced to GND. 
Amplitude: nominal ECL levels. 
Format: binary RZ or NAZ. 
Rate: 1 kbit/s to 170 Mbit/s. 
External Load: 75 il to -2\1, de coupled; 75 il to G ND. ac 
coupled. 
Impedance: nominal 75n unbalanced to -2V. 
Amplitude: nominal ECL levels. 
RZ duty cycle: nominally 50% on internal clock. 
NRZ Width: 100% ± 5%. 
Transition times: < 1.8 ns. 
Transition timing tolerance: 0.5% of period + 350 ps. 
Overshoot/Preshoot: < 10% pulse amplitude. 
Clock Source 
INTERNAL 
Frequency: 139.264 MHz. 
Accuracy: setting tolerance at ambient temperature is better" 
than± 3 ppm. 
Temperature Stability: typically < ± 12 ppm (0° C to +55° CL 
Ageing: typically < ± 5 ppm per year. 
OFFSET 
I 
Frequency: 139.264 MHz + 15 ppm and 139.264 MHz 
-15 ppm. 
Other parameters: as for Internal Clock Source. 
EXTERNAL 
Frequency: 1 kHz to 170 MHz. 
Impedance: nominal 75n to GND (selectable by internal link 
to -2V). 
Triggering: nominal GND, nominal ECL or TTL thresholds 
selectable by internal link. 
Amplitude: maximum 3V pk-pk. 
Sensitivity: better than 300 mV at 170 MHz. 
Patterns 
PRBS: 2u-1. Polynomial is D(23) + D(18) + 1=0. Inverted 
sequence 23 zeros. 
Word: variabie length from 1 to 16 bits. 
Alternating Word: external signal controls output of two half 
length words, changeover is synchronous with the end of a 
word. The half length word can be varied in length from 
1 bit to 8 bits. 
AIS: continuous "all ones" pattern. 
Error Add (Binary Errors) 
Fixed: average error ratio of 1 error in 1000 clock periods 
(1.10-3 ). 
Flexible: one error introduced for each press of the SINGLE 
ERROR ADD key. 
Pattern Trigger Output (Rear Panel) 
Format: one pulse per PRBS or Word pattern. 
Position: fixed. 
Width: two clock periods. 
Impedance: nominal 50!1 unbalanced. 
Amplitude: 1 V pk minimum. 
Protection: open/short circuit protected, maximum voltage 
± 5V short term. 












Alternating Word Control Input (Rear Panel) 
Function: the frequency of the applied signal controls the 
changeover rate of the half length words in alternating word 
mode. 
Impedance: nominal 1 Kn unbalanced. 
Maximum Input: 5V rms. 
Sensitivity: 250 mV pk-pk squarewave de to 100 kHz; 500 
mV pk-pk sine or triangular wave 200 Hz to 100 kHz. 
RECEIVER SECTION 
Data Inputs 
CODED (TERMINATED MODE) 
Format: Coded Mark Inversion (CMI). 
Impedance: nominal 75n unbalanced to GND. 
Rate: 139.264 Mbit/s ± 3 Mbit/s. 
Amplitude: nominal maximum pk-pk voltage into 75n is 
lV. 
Jitter Tolerance: better than 10 UI pk-pk up to 100 kHz; 
better than 0.5 UI pk-pk at 2 MHz. 
Equalization: automatic equalization for cable loss of up to 
12 dB at half bit-rate. 
Polarity: Data or Data switched at the binary level. 
CODED (MONITOR MODE) 
Additional Gain: an additional gain of 26 dB is available to 
allow for flat loss at equipment monitor points. 
Other Parameters: as for Terminated Mode. 
BINARY 
Rate: 1 kbit/s to 170 Mbit/s. 
Format: binary AZ or NAZ. 
Impedance: nominal 75n unbalanced to -2V. 
Amplitude: nominal ECL levels. 
Data Polarity: Data or Data switched at the binary level. 
EXTERNAL ERROR 
Parameters: as for Binary Data Input. 
Clock Format: an external clock must be supplied. parameters 
as for Binary Clock Input. 
Format: minimum pulse width 3 ns. 
Clock Source 
RECOVERED 
Rate: 139.264 Mbit/s t 3 Mbit/s. 
BINARY 
Rate: 1 kHz to 170 MHz. 
Impedance: nominal 75n unbalanced to -2V. 
Amplitude: nominal ECL levels. 
Polarity: Clock or Clock. 
General Information 
Receiver Clock Output (Rear Panel) 
Impedance: low, unbalanced. 
Amplitude: nominal ECL levels. 
External load: 50n to -2V de coupled, or 50n to GND ac 
coupled. 
Synchronisation 
Mod!15: automatic, manual or external. 
AUTOMATIC (for bit-rates> 500 kbit/s) 
Sync. Loss: greater than 10 ,000 errors in 90 ,000 clock periods. 
Sync. Gain: less than 10 errors in 90 clock periods. 
MANUAL 
Operation: pressing the MANUAL SYNC. key will initiate a· 
resync. 
EXTERNAL SYNC. INPUT (REAR PANEL) 
Operation: a "high" level on ·the input signal initiates a 
resync. 
Format: nominal ECL levels. 
Impedance: nominal 50n unbalanced to -2V. 
Pulse Width: minimum 20 ns. 
Receiver Pattern Trigger Output (Rear Panel) 
Format: one pulse per PRBS or Word pattern. 
Position: Fixed. 
Width: two clock periods. 
Impedance: nominal 50n unbalanced to GND. 
Amplitude: 1 V pk minimum. 
Protection: open/short circuit protected, maximum voltage 
t 5V short term. 
Error Output (Rear Panel) 
Format: one edge per error. When a data loss is detected the 
error output port will give a continuous stream of errors. 
When a sync.loss is detected the output port will give an out-
put equivalent to every other bit in error. 
Impedance: nominal 50n to GND, unbalanced. 
Amplitude: minimum 1 V pk-pk about GND. 
Protection: open/short circuit protected, maximum voltage 
± 5V short term. 
Auxiliary Inputs 
ANALOG (1 OFF) 
Format: voltage range 0 to +14.0V. 
Resolution: 100 mV. 
Impedance: nominal 1 Mn. 
DIGITAL (7 OFF) 
Format: 3 are nominal ECL levels. Impedance 50n to -2V. 












ERROR ANALYZER SECTION 
Meuurement Mode: the instrument will measure errors from 
two sotJrces. These will be either binary errors, resulting from 
a bit-by-bit comparison of the received data with the internal 
reference pattern, or errors detected by external equipment. 
and input to the 3764A In the form of one pulse per error. 
GATING PERIOD 
Timed: a repetitive timed interval can be set in steps of 1s. 
(Minimum interval 1s, maximum interval approximately 
100 days.) The Intervals are contiguous with no 'dead-time' 
between them. 
Manual: START/STOP key is used to control the length of 
the gating period. 
Single: the range of the single shot gating period is in 1 s 
increments from 1 s to approximately 100 days. 
Measurements 
ERROR RATIO 
Method: calculates the ratio of counted errors to the number 
of clocks in the selected gating period. 
Display: of the form X.Y x 10-N where N is in the range 1 to 
15. If the result is based on < 100 errors the display is 
truncated to X x 1 o·N. 
ERROR COUNT 
Method: totalizes errors over the selected gating period. 
Display: individual counts displayed to 99,999 then display 
changes to X. Y x 10N. N is ;;. 1 (I ntegersl. 
ERROR SECONDS 
Method: counts the number of seconds in the gating period 
which contain at least one error. 
Display: as for Error Count. 
ERROR FREE SECONDS 
Method: counts the number of seconds in the gating period 
which contain no errors. 
Display: as for Error Count. 
%AVAILABILITY 
Method: repetitively calculates the system error ratio over 1s 
timed intervals during the overall gating period. The system is 
deemed to be 'unavailable' when the error ratio is greater 
than a preset threshold (Th l for at least 10 consecutive 1 s 
timed intervals. The system becomes 'available' when· the 
error ratio is less than this threshold for at least 10 consecu-
tive 1s timed intervals. 
Threshold (Thi: selected over the range 10·1 to 10"". 
%ER <N 
Method: measures the error ratio over repetitive timed 
intervals (t), then calculates the % of the total gating period 
time IT) when the error ratio was less than the threshold 
value (N). Results are only accumulated when the system 
u·nder test is deemed 'available'. During periods of syste.m 
'unavailability' the measurement counters freeze. 
General lnforma tion 
Measurement Period: the repetitive timed interval (t) may be . 
selected for 1 s or 60s. 
Error Ratio Threshold IN): variable over the range 10·1 to 
1 o·•. The value of the threshold may be changed during or 
after a gating period without affecting the basic measurement. 
This allows a first approximation of the distribution of the 
error ratio resu Its. 
%EFS 
Method: calculates the ratio of error free seconds to the total 
number of 'available' seconds in the gating period. During 
periods of system 'unavailability' the measurement counters 
freeze. 
REAL TIME, PERPETUAL CLOCK 
Function: gives the ability to display and record the follow-
ing modes. 
(a) Local time : shows hours, minutes and seconds; 
(bl Date : shows day, month, year; 
lcl Elapsed time : shows time since the start· of a gating 
period in days, hours, minutes and 
seconds. 
Source: internal crystal oscillator with battery back-1.1p. 
Note: the clock allows for leap years and all monthly day 
variances. 
FLAGS 
Mode: certain flags in addition to being displayed when they 
occur, are latched in the 3764A and may be viewed subse-
quently on the display. These are Pattern Sync Loss (SL); 
AIS (Al); Data Loss IDLl; Clock Loss ICU; Out of Lock -
option 002 only (OL); Unavailability (UA);Power Loss. The 
flags are displayed in order of occurrence. 
HP-IB 
Modes: addressable or talk only. 
Flags: Remote; Listen; Talk and SRO are indicated by LED. 
Implementation: IEEE Std 488 - 1978 implementation is as 
follows SH1; AH1; TS; TEO; L4; LEO; SR1; RL1; PPO; 
DC1; OTO; CO; E1. 
The HP-18 capability also conforms to IEEE Std 728-1982 
for Codes and Formats. 
PRINTER 
Type: 20 column impact printer. 
Printing Speed: typically 0.7 lines per second. 















Power Supply: switched 230V + 10% -1B% or 115V +10% 
-22% ac. 48 Hz to 66 Hz. 
Probe Power: HP active probes may be powered from the 
3764A's connector. Supplies available; +15V; -12.6V and 
GND. 
Connectors: all connectors are BNC. Other types may be 
available to special order. 
Dimensions: 17B mm high; 425 mm wide, 440 mm long 
(7 in x 16.75 in x 17.3 in). 
Weight: net wt 15 kg (33 lb) approximately, depending on 
option: 
shipping wt (inc front panel cover) 27 kg (59 lb). 
Environment: operating temperature 0°C to 55°C; 
printer 0°C to 50°C; 
storage temperature range -40°C to +75°C. 
OPTIONS 
001 FOUR FREQUENCY OPERATION 
Internal Clock Source 
Frequency: four crystal-controlled frequencies of 2.048 MHz; 
B.44B MHz; 34.36B MHz and 139.264 MHz. 
Parameters: other parameters as for the Generator Internal 
Clock Source of the Standard Instrument. 
OFFSET 
No internal frequency offsets are available. Frequency offsets 
may be achieved utilizing an external clock source. 
External Clock Source 





Bit-rate: 2M 2.048 Mbit/s, BM B.44B Mbit/s, 34M 34.368 
Mbit/s and 139M 139.264 Mbit/s. 
Format: 2M, BM & 34M HDB3/RZ; 139M CMI. 
Nominal Maximum pk Volts: 2M & SM 2.37V; 34M 1.0V 
139M 0.5V. 
PRBS: 2M & 8M 2 1 5 -1; 34M & 139M 213 -1. 
·Nominal Impedance to GND: 75.!1. 
·Transition Times (75.n): 2M. BM & 34M < 5 ns; 139M < 2 ns. 
· Patterns: as for Standard Instrument. 
Protection: open/short circuit protected, maximum voltage 
·. t 5V short term. 
BINARY 
Format (Nominal): 2M, BM & 34M TTL RZ/NRZ: 139M 
ECL RZ/NRZ. 
Rate: 2M. BM & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s to 
. 170 Mbit/s. 
·Nominal Impedance: 2M, BM & 34M 75.!1 to GND; 139M 
7511 to -2V. 
General Information 
Clock Outputs 
Format: 2M, BM & 34M nominal TTL levels; 139M nominal 
ECL levels. 
Rate: 2M, BM & 34M 1 kHz to 50 MHz; 139M 1kHz to 
170 MHz. 
External Load: 2M, BM & 34M 75.!1 to GND: 139M 75.n to 
-2V,dc; 139M 75.!1 to GND,ac. 
Receiver Clock Source 
RECOVERED 
Rate: 2.04B MHz,B.448 MHz,34.368 MHz and 139.264 MHz. 
BINARY 
Frequency: 2M, BM & 34M 1 kHz to 50 MHz; 139M 1 kHz 
to 170 MHz. 
Format: 2M, BM & 34M nominal TTL levels; 139M nominal 
ECL levels. 
Impedance: 2M, BM & 34M nominal 75.n to GND; 139M 
nominal 75.!1 to -2V. 
Data Inputs 
CODED-TERMINATED MODE 
Bit-rate: 2M 2.04B Mbit/s;. BM B.448 Mbit/s; 34M 34.368 
Mbit/s; 139M 139 .264 Mbit/s. 
Format: 2M, BM & 34M HDB3/RZ; 139M CMI. 
Nominal Maximum pk Volts: 2M & BM 2.37V; 34M 1.0V; 
139M 0.5V. 
PRBS: 2M & BM 2 1 5 -1; 34M & 139M 213 -1. 
Nominal Impedance: 2M, SM & 34M 75.!1 to GND; 139M 
75.!1 to -2V. 
Compensation for Maximum Loss: 2M & SM 6 dB; 34M & 
139M 12 dB. 
Polarity: Data or Data, switched at the binary level. 
Equalization: automatic equalization for cable loss. See 
above for maximum loss compensation. 
Other Patterns: as for Standard Instrument . 
CODED-MONITOR MODE 
Additional Gain: 2M & SM 30 dB; 34M & 139M 26 dB. 
Other Parameters: as for Terminated Mode. 
BINARY 
Bit-rate: 2M, BM & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s 
to 170 Mbi tis. 
Nominal Amplitude: 2M, BM & 34M TTL levels; 139M ECL 
levels. 
Nominal Impedance: 2M, BM & 34M 75.n to GND; 139M 
7511 to -2V. 
Patterns: as for Coded Data Inputs. 
EXTERNAL ERRORS 
Bit-rate: 2M. BM & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s 
to 170 Mbit/s. 
Nominal Amplitude: 2M, BM & 34M TTL levels; 1,39M ECL 
levels . 
Nominal Impedance: 2M, BM & 34M 75.!1 unbalanced to 
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002 JITTER GENERATION AND 
MEASUREMENT 
Jitter Generator Section 
INTERNAL JITTER MODULATION 
Fixed Frequency Points: 
100 Hz 1 kHz 10 kHz 





500 Hz 5 kHz 50 kHz 500 kHz 3.5 MHz 
4 MHz 
Amplitude/Frequency: 
Amplitude (UI pk-pk) 
Oto 10.0 
0 to 1.00 
0 to 0.75 
0 to 0.50 
Frequency Range 
100 Hz to 5 kHz 
10 kHz to 2 MHz 
at 3.5 MHz 
at 4 MHz 
Amplitude Steps: 0.1 U I pk-pk in the range 100 Hz to 5 kHz; 
0.01 UI pk-pk in the range 10 kHz to 
4 MHz. 
Frequency Accuracy: crystal controlled, better than 0.1%. 
Absolute Accuracy: (referred to generator clock monitor 
output and measured on the 0 to 1 transition of the clock 
output.I 
Frequency Range Amplitude Accuracy 
100 Hz to 5 kHz 
10 kHz to 4 MHz 
As for Ext Jitter Mod, range 10 
As for Ext Jitter Mod, range 1 
Intrinsic Jitter: .;;; 0.02 UI pk-pk 5 kHz and below; 
.;;; 0.01 UI pk-pk 10 kHz and above. 
EXTERNAL JITTER MODULATION 
Input Impedance: nominal 50.n unbalanced to GND. 
Range: 
Amplitude Frequency Range 
(UI pk-pk) 
Range 1 0 to 1.15 2 Hz to 2 MHz 
Oto 0.75 2 MHz to 3.5 MHz 
0 to 0.5 3.5 MHz to 5 MHz 
Range 10 Oto 11.5 2 Hz to 100 kHz 
Maximum Input Voltage: 10V pk-pk. 
Nominal Sensitivity: Range 1 - 5V/UI pk-pk at 1 kHz; 
.Range 10 - 0.5V/UI pk-pk at 1 kHz. 
Absolute Accuracy: (Referred to generator clock monitor 
output and measured on the 0 to 1 transition of the clock 
output) 
Range 1 - better than ± 3% ± 0.01 UI pk-pk to 1 MHz 
additional degradation > 1 MHz less than :t 5%. 
Range 10 - better than :!: 3% ± 0.1 UI pk-pk. 
Intrinsic Jitter: .;; 0.02 UI pk-pk on range 1 O; 
<; 0.01 UI pk-pk on range 1. 
General Information 
Jitter Receiver Section 
Mode: jitter can be measured either on a clock recovered 
from the CMI coded input data or on the binary input clock. 
Jitter Reference: the jitter reference signal may be either 
derived internally from .the input data/clock or provided 
externally. 
Frequency Range: external jitter reference and jittered data/ 
clock must be within :t 20 ppm of 139.264 MHz. 
Jitter Reference Clock Input (Rear Panel) 
Impedance: nominal 75.n to GND, unbalanced. 
Amplitude: nominal ECL levels. 
Demodulated Jitter Output (Rear Panel) 
Impedance: nominal voltage source, minimum load nomi-
nally 50.n to GND. 
Amplitude: range 1 - 5.0V/UI pk-pk; 
range 10 - 0.5V/UI pk-pk. 
Accuracy: as per measurement circuit (when terminated 
50.n to GNDI. 
Bandwidth: nominally 2 Hz to 3.5 MHz. 
Jitter Measurement Input (Rear Panel) 
Impedance: nominal 50.n to GND . 
Sensitivity: range 1 0.2 Ul/V pk-pk; 
range 10 - 2.0 Ul/V pk-pk. 
Jitter Measurement Section 
All jitter measurements are made over a selected gating 
period, as per the error measurements. 
JITTER AMPLITUDE 
Method: measures maximum value of pk-pk timing jitter over 
the selected gating period. 
Jitter Amplitude Range 
1 UI 10 UI 
Max jitter amplitude (UI pk-pk) 1.15 11.5 
Lowest specified frequency 
(Internal Reference) 200Hz 200 Hz 
(External Reference) nominally nominally 
2 Hz 2 Hz 
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RANGE1 
Accuracy (at 1 kHz): 
!Internal Reference)± 3% ± 0.01 UI pk-pk; 
(External Reference)± 3% ± 0.02 UI pk-pk. 
Intrinsic Jitter: < 0.01 UI with a 99.8% confidence level 
(as measured on binary clock with HP1 filter and Internal 
Reference). 
RANGE10 
Accuracy (at 1 kHz): 
!Internal Reference)± 3% ± 0.1 UI pk-pk; 
(External Reference)± 3% ± 0.2 UI pk-pk. 
Intrinsic Jitter: < 0.1 U I with a 99.8% confidence level 
(as measured on binary clock with HPl filter and Internal 
Reference). 
Additional Degradation Factors: applicable to ranges 1 and 10. 
Frequency Response: < 200 Hz and > 1 MHz - less than 
± 5%. 
Pattern Dependency: < 0.05 UI with a 99.8% confidence 
level ( CMI; 2 2 !-1 PRBS; LP+ HPl). 
JITTER HIT COUNT 
Method: counts the number of times the received jitter 
amplitude exceeds a user-set threshold. 
Threshold Range: Range 1 - 0 to l _00 UI pk-pk in steps 
of O.Ql UI; 
Range 10 - 0 to 10.0 UI pk-pk in steps of 
0.1 UI. 
Display: as for Error Count. 
Sehsitivity: typically > 40 ns width to count. 
JITTER HIT SECONDS 
Method: counts the number of seconds in which at least one 
jitter hit has occurred. 
Display: as for Error Count. 
JITTER HIT FREE SECONDS 
Method: counts the number of seconds in which no jitter 
hits have occurred. 
Display: as for Error Count. 
.JITTER HITS OUTPUT (REAR PANEL) 
Format: one edge per jitter hit. This is a dual purpose port. 
The output indicates the receipt of either an error or a jitter 
hit depending on the selected measurement. 
l-12 
INTERNAL FILTERS 
The three internal filters are as specified in CCITT Recom-
mendation 0.171. 
Filter Type Nominal 3 dB Nominal Slope 
Corner Freq Asymptote 
HP1 High Pass 200 Hz 20 dB/decade 
HP2 High Pass 10 kHz 20 dB/dec.ade 
LP Low Pass 3.5 MHz 60 dB/decade 
General Information 
It is possible to configure these filters in the following ways: 
OFF (measurement circuit is connected directly to the 
jitter demodulator). 
LP; HPl; HP2; LP+ HPl; LP+ HP2; 
EXT (to allow connection of external filters between the 
demodulated jitter output port and the jitter measure-
ment input port). 
003 DELAYED DATA OUTPUTS 
' 
This option provides three data outputs on the rear panel in 
. addition to the main data output on the front panel. 
Format: CMI or binary· RZ/NRZ as selected for the main 
data output. 
Delays: Main data 0/P to delayed 0/P 1 - exactly half a 
sequence length (on PRBS only.) 
Delayed O/P 1 to delayed 0/P 2 - ;> 1 bit; 
Delayed 0/P 2 to delayed 0/P 3 - ;;. 1 bit. 
Other Parameters: as for the Main Data Output. 
010 TAPE CARTRIDGE UNIT 
Storage Capacity of Tape: approximately 210 K characters. 
Format: 20 data characters per "line". 
Buffer Store: approximately 100 lines. 
Environment: operating temperature 0°C to 35°C. 
MODES 
Results Store: measurement results, system messages, time 
and date information may be recorded on tape. 
Results Recall: the data stored on the tape may be read by 
two methods: 
(a) directly in a personal computer. The tape format is 
compatible with the HP 85 and the cartridge may be 
read in this machine using a suitable programme. 
(bl indirectly via a data transfer through the HP-I B port. 
HP-IB compatible devices will be able to input this 
data. 
Settings Store: The contents of the measurement pre-set non-
volatile memory may be stored o!"' the tape via this control. 
Setting Recall: the contents of the measurement .pre-set 
non-volatile memory may be programmed from the tape via 
this control. 
SPECIAL OPTION: 
ADDITIONAL CRYSTAL FREQUENCY F2 
Frequency: any crystal frequency in the range 1 MHz to 
170 MHz. 
Availability: available on all versions of the 3764A EXCEPT 
option 001 (four frequency). To special order only. 
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Except where otherwise stated the following 
parameters are warranted performance 
specifications. Parameters described as 'typical" 
or "nominal" are supplemental characteristics 
which provide a useful indication of typical. but 
non-warranted performance characteristics. 
1. RADIO PARAMETERS 
Modulation Scheme: The HP 3709A has 
graticules and measurement routines to cover: 
QPSK. 9PRS (3LPR), 16QAM, 49PRS (7LPR) and 
MQAM radios. 
MONITOR POINTS: 
Impedance Level: All HP 3709A inputs are 75Q 
terminated. 
(1) I and Q Signals: Any of the above schemes 
with signal levels in the range 100 mV to 
1 V p-p across the constellation. 
(de offset must be no more than 0.5 X signal 
amplitude p-p.) 
(2) Clock: 1 MHz to 80 MHz 
100 mV to 1 V p-p. 
Symbol Bit Rate (MbiUsl 
Clock 
Rate QPSK/ 16QAM/ 64QAM 
9PRS 49PRS 
Min 1 MHz 2 4 6 
Max 80 MHz 160 320 480 
2. HP 3709A PARAMETERS 
Tunebase: All timebase controls autorange to 
match the timing clock. 
Eye pattern width is two clock cycles. 
I Delay, Q Delay and I&Q Delay controls are 
adjustable over a range of one clock cycle. 
Measurements: 
When the MEASURE button is pressed the 
HP 3709A captures 600 data points and 
makes a single-shot measurement of the 
following parameters: 
% Oosure 
The ratio of "cluster size" to "cluster 
separation·. (For both I and Q directions.) 
(
2 X rms "cluster size") 
x 100% 
"cluster separation" 
Lock Angle Error 
The overall rotation of the constellation. 
(Positive angle - anti-clockwise rotation.) 
Quadrature Angle Error 
The I and Q signals should be in 
Quadrature (90"). The Quadrature Angle 
error is the deviation from 90°. 
(Positive error - angle between I and 
• Q > 90".) 
' Statistical Uncertainty of Measurement 
Algorithms. 
(Assumes additive gaussian noise is the only 
impairment and closure is less than 10% for lock 
and quad error limits.) 
99% Col)fidence limits of statistical 
measurements. 
Lock Angle/Quad Angle: 
< 0.9" with QPSK, 9PRS 
< 0.5" with 16QAM, 49PRS 
< 0.2· with 64QAM 
3. INSTRUMENT ACCURACY 
Signal Input Return Loss: 2 26 dB 
(100 kHz to 100 MHz) 
Oock Input Return Loss: ~ 18 dB 
(500 kHz to 100 MHz) 
Signal Input Frequency Response: 
0.4 dB nominal (de to 1 MHz) 
0.5 dB (1 MHz to 12 MHz) 
1 dB (1 MHz to 80 MHz) 
Accuracy of Displayed Sensitivity at 1 MHz after 
autocal: ~ ± 4%. 
•Ground Button• Offset:~± 4 mV. 
Trmebase Linearity: .5:. 2%. 
Trming Jitter (rms): 
~ 10ps + 0.2% of clock period 
(- 2 ns at 1 MHz; - 35ps at 80 MHz). 
Eye Pattern Width: 2.0 symbols ± 5%. 
I to Q Delay: .::;;. 2 ns (with l/Q Delay "off"). 
Residual Noise:.::;;. 2 mV (rms) with 
(a) No data input 
(b) I and Q inputs terminated in 75Q load. 
GENERAL 
HP-IB UEEE 488) Capabilities: SHt AHl, T6, 
L4, SR1, Rll. DCl. 
Connectors: All signal connectors are BNC, 75Q 
nominal, unbalanced to ground. 
Power supply: 100/120/220/240 V AC; 
+5 to -10%; 48 to 66 Hz; <240 VA. 
Dimensions (including connectors and feet): 
145 mm (5.75 in) high; 425 mm (16.75 in) wide; 












907: Front Handle Kit; adds front handles to the 
HP 3709A. 
908: Rack Flange Kit; enables the HP 3709A to be 
secured ·in 483 mm (19 in) rack. 





Part No. 9211-2661. Contains custom-moulded 
inserts which fit snugly around the instrument 
for maximum protection during transit. 
HP 3708A NOISE AND 
INTERFERENCE TEST SET 
The Noise and Interference Test Set can stress an 
analog or digital radio to simulate a wide range 
of operating conditions. Noise and interference 
can be added to the radio IF stages to establish 
accurate C/N and C/I conditions. 
Suitable for 70 and 140 MHz !Fs or any band in 














CONSTRUCTION TECHNIQUES FOR VHF CIRCUITRY 
The circuitry developed as described in Chapters 4, 5 and 6 
operates mainly in the VHF band, i.e. at or near I.F. (70 
MHz.). These signals are of wavelength too long for use of 
stripline constructions, with lumped-element realisations 
an d d i s c r e t e d e v i c e s ( eve n R • F • i n t e g r a t e d c i r c u i t s ) b e in g 
the order of the day. Special construction techniques, 
broadly known as "ground-plane techniques" are, however, 
required to avoid stray capacitance and inductance inducing 
parasitic oscillations and other unwanted effects. 
Briefly, the techniques used include: 
1. Etching circuit connections on one side of double-sided 
printed-circuit board <PCB), leaving the other side an 
unbroken copper plane. This plane is fixed at ground 
potential (ground plane). All components are mounted on 
the ground-plane side of the board. 
2. Constructing circuit modules on individual boards, these 
being mounted-on and interconnected-via a "mother-board". 
<See Fig. C.1). Module-board ground planes are connected 
to the ~other-board ground plane <and thereby to system 
ground) in a "star" configuration. 
Fig. C.1 PCB CONSTRUCTION AND INTERCONNECTION 













3. Ensuring that PCB lay-out avoids placing sections of 
circuitry operating at vastly differing signal-levels in 
close proximity to one another. In problem cases, 
grounded "screening" (copper-plate) can be introduced. 
4. Making device-leads as short as possible. <A straight 
piece of wire exhibits an inductance L ~ lnH per mm. 
length.) 
s. Properly decoupling power-rails by using series coils 
wound on lossy ferrite beads, and shunt capacitors to 
ground. In the case of supplying power to active devices, 
capacitors should be situated as near to the device pin 
as possible. 
6. Taking care in selecting components which perform 
7. 
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reliably at high frequencies. These include metal-film 
resistors, ceramic-disc capacitors, R.F. coil formers 
(including toroids), and of course high-frequency active 
devices. 
The use of a resistor network such as in the feedback 
circuit of the active filter (see Fig. 6.16). The 
advantage of such a network over a single resistor is it 
has an effective resistance far larger than any of the 
individual resistors of which it is comprised. This 
avoids the problems of stray capacitance which occur with 
very large resistor values. 
' \ 
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